Assembler Language Programming

for

IBM System zTM Servers

Mini-Slides and Lecturer Notes, Version 2.00

Chapters I to VIII

John R. Ehrman

IBM Silicon Valley Lab

Note

These pages have space below the miniature copies of the lecture slides where a lecturer can write notes for added explanations, digressions, etc.

Because the font sizes used for the full-size slides do not scale exactly to the miniature forms, some of the miniature slides might overflow the space in which the full-size slides will fit. I expect that these miniature slides will be used only to connect the full-size lecture slides to these lecturer notes, so the overflows won't be a major concern.

Second Edition (March 2016)

IBM welcomes your comments. Please address them to

John Ehrman IBM Silicon Valley Lab 555 Bailey Avenue San Jose, CA 95141 ehrman@us.ibm.com

After June 1, 2016, please address comments to


john.ehrman@comcast.net


© Copyright IBM Corporation 2015


US Government Users Restricted Rights – Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.

his	chapter reviews some basic aspects of System z processors
S	ection 1 introduces notation, terminology, and conventions ection 2 describes basic properties of the number representations sed in System z processors: Binary and hexadecimal numbers Arithmetic and logical representations 2's complement arithmetic Conversions among number representations


C	often use a figure like this:
	4 4 ← Field widths
	Field1 Field2
	0 34 7 🖛 Start and end positions of fields
٧	Ve number positions from left to right .
li	When we refer to a sequence of similar items, we may use subscripts ike B_j , or appended letters like B_j , or the programming-language subscript notation $B(j)$
Г	The contents of some item X is often denoted c(X)
	The operators $+$ - $*$ / represent addition, subtraction, multiplication, and division, respectively
6	
	o show a blank space, we sometimes use a • character








		the f 4 b												rger,	we	use
T	he 1	6 po	ssibl	e he	x va	lues	from	n 0 to	o 15	are	repr	esen	ted I	oy 0-	•9, A	-F
0000 0 0	0001 1 1	0010 2 2	0011 3 3	0010 4 4	0101 5 5	0110 6 6	0111 7 7	1000 8 8	1001 9 9	1010 10 A	1011 11 B	1100 12 C	1101 13 D	1110 14 E		(dec)
- E:	So xerc xerc	lecim B'110 ise: d ise: d)10′ conv conv	= X'1 ert to ert to	A'; E b hex b dee	3'101 kade cima	1′ = cima I: X′	X′B′ I: 14 763′,	B′1 5, 5 X′F	1111(00 7'	00111	l' =)	X′3E7	,,		
• E:	xerc	ise: (conv	ert to	o bin	ary:	X′76	53',)	〈'F7'							







Two's Complement	9
• Binary addition is very simple: $ \begin{array}{ccccccccccccccccccccccccccccccccccc$	
• Finding the two's complement (negation) of a binary number:	
 Take its ones' complement: change all 0s to 1s and 1s to 0s; then add a low-order 1 bit 	
 Examples, using signed 8-bit values: 	
10000001 (signed -127) 00000001 (signed +1) 01111110 ones' complement 11111110 ones' complement	
+ 1 01111111 (signed +127) + 1 11111111 (signed -1)	
11111101 (signed -3) 00011111 (signed +31) 00000010 ones' complement 11100000 ones' complement	
00000011 (signed +3) 11100001 (signed -31)	
 Carries out of the leftmost bit: ignored for unsigned, important for sig But most arithmetic instructions take note of carries 	gned
Chap. I, Sec. 2.8 System z Assembler Language	©IBM 2015

Sign Extension	10
Binary numbers can be lengthened to greater precision by sign extension	
If the sign bit is copied to the left, the value of the number is unchanged in the new, longer representation	
- Examples, using signed 16-bit values extended from 8 bits:	
1111111110000001(signed -127)0000000000000001(signed +1)0000000001111111(signed +127)1111111111111111(signed -1)	
- Many instructions do sign extension automatically	
hap. I, Sec. 2.9 System z Assembler Language © IB	M 2015

Ac	ddition, Subtraction, and Arithmetic Overflow	11
•	All bits are added; high-order carries are lost (but noted)	
	- Examples, using signed 4-bit values (range -8 \leq value \leq +7):	
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
	 Arithmetic addition: overflow possible only when adding like-signed operands. 	
	• Actions vary: signed overflow can be ignored, or cause an "interruption"	
•	Unsigned (logical) addition: carries are noted, no overflows	
	- Examples, using unsigned 4-bit values (range 0 \leq value \leq 15):	
	1111 (15) 0010 (2) 1100 (12) +0001 (1) +0010 (2) +1001 (9) 0000 (0, carry) 0100 (4, no carry) 0101 (5, carry)	
•	Conditional branch instructions (described in Section 15) can te overflow (arithmetic addition or subtraction) and carries (logica addition or subtraction)	

•	Subtraction is slightly	, more complicate	ed than addition	
	U .	•	ond (subtrahend) opera	nd
		end) and compleme	nted second operands a	
	- Examples, using sigr	red 4-bit values:		
	-1-(+1) 1111 (-1) 1110 (+1,comp) + <u>1</u> 110 (-2, carry)	0010 (+2)	3-5 0011 (+3) 1010 (+5,comp) <u>+ 1</u> 1110 (-2, no carry)	
	 Arithmetic subtractio noted 	n: overflows possib	le; logical subtraction: c	arries are
•	Adding the first oper second operand work		•	of the







	terns from logic only the overflow			
-	esentations for	,		unterent
Binary Digits	Logical Representation	Sign- Magnitude	Ones' Complement	Two's Complement
0000	0	+0	+0	0
0001	1	+1	+1	+1
0010	2	+2	+2	+2
0011	3	+3	+3	+3
0100	4	+4	+4	+4
0101	5	+5	+5	+5
0110	6	+6	+6	+6
0111	7	+7	+7	+7
1000	8	-0	-7	-8
1001	9	-1	-6	-7
1010	10	-2	-5	-6
1011	11	-3	-4	-5
1100	12	-4	-3	-4
1101	13	-5	-2	-3
1110	14	-6	-1	-2
1111	15	-7	-0	-1

Exercise Answers		16
• Slide 5:		
- B'01010001', B'111111	1'	
- 170, 241		
• Slide 6:		
- X'91', X'1F4'		
- 1891, 247		
- B'11101100011', B'1111	01111'	
• Slide 7:		
- X'929', 6560 ₇ , 10B5 ₁₃ .		
• Slide 8:		
86, 170		
Chap. I, Sec. 2.1-2.7	System z Assembler Language	© IBM 2015

Chapter II. System z	1
This chapter's three sections introduce the main features of System z processors:	
 Section 3 describes key processor structures: the Central Processing Unit (CPU), memory organization and addressing, general purpose registers, the Program Status Word (PSW), and other topics. 	I
• Section 4 discusses the instruction cycle, basic machine instruction types and lengths, exceptions and interruptions and their effects on the instruction cycle.	he
 Section 5 covers address calculation, the "addressing halfword", Effective Addresses, indexing, addressing problems, and virtual memory. 	
Chap. II, Sec. 3-5 System z Assembler Language © IBM 2	015




	name	•	ps w	vith a	addro	esse	s div	/ISIDI	e by	the	grou	ib le	ngth	hav	e sp	ecia	
8DF	8E0	8E1	8E2	8E3	8E4	8E5	8E6	8E7	8E8	8E9	8EA	8EB	8EC	8ED	8EE	8EF	8F0
									ļ								
1	Truc	tions						gie	byte	s, g	rou	os a	s sh	iowr	i, or	stri	ng
		of (al	mos	n) a	,												
		of (al	mos	n) a													




-	Used for flo			riginally 4: some instructions u	se only the left half
		64 BITS		▶	
ſ		F0			
ŀ		F2			
		F4			
ſ		F6		1	
_	0			63	
Pr -	Key compo	`	ction Length	ally a 128-bit qua Code (ILC), Condit dress (IA)	,


Basic Instruction Cycle	6
• Easiest to visualize in three steps:	
 Fetch: bring instruction from memory, determine its type and lengt Add its length to PSW's Instruction Address (IA) to form address of "Next Sequential Instruction" 	
2. Decode: determine validity of instruction; access operands	
Execute: perform the operation; update registers and/or memory a required	S
• Possible problems, interruptions (more at slides 9-10)	
 Fetch: invalid instruction address 	
 Decode: invalid or privileged instruction 	
 Execution: many possibilities! 	
Chap. II, Sec. 4.1 System z Assembler Language	©IBM 2015



11xxxxxx 6-byte instructions such as SS-type	
Instruction Length Code (ILC) set to the number of halfwords in instruction (1,2,3)	the
ILC (decimal) ILC (binary) Instruction types Opcode bits 0-1 Instruction le	ngth
0 B' 00' Not availab	le
1 B'01' RR B'00' One halfwo	rd
2 B'10' RX B'01' Two halfwor	rds
2 B'10' RS, SI B'10' Two halfwor	rds
3 B'11' SS B'11' Three halfwo	ords



Inter	ruptions	10
• Th	e CPU saves the current ("old") PSW, loads a new PSW	
	Supervisor saves status information, processes the condition	
	Supervisor can return to interrupted program by loading old PSW	
• Sc	ome "popular" Program Interruption Codes (IC):	
	=1 Invalid Operation Code.	
	 4 Access, Protection: program has referred to an area of to which access is not allowed. 	memory
IC	=6 Specification Error: can be caused by many conditions.	
	=7 Data Exception: invalid packed decimal data, or by floa conditions described in Chapter IX.	ting-point
IC	=8 Fixed-Point Overflow: fixed-point binary result too large	
	=9 Fixed-Point Divide Exception: quotient would be too big divisor is zero.	
IC	= A Decimal Overflow: packed decimal result too large.	
IC	B Decimal Divide: packed decimal quotient too large, or is zero.	a divisor
IC	=C Hexadecimal floating-point exponent overflow: result to	o large.
IC	= D Hexadecimal floating-point exponent underflow: result	too small.
Chen II	Sec. 4.5-4.6 System z Assembler Language	© IBM 2015





In	dexi	ng and V	irtual	Add	ress	es		12
•	RX	type instru	uction	s cor	ntain a	an <i>index register</i> s	pecification digit x:	
		opcode	r	x	b	displacement		
	- 1	ndexed Effe	ctive	Addre	ss cal	culation adds two mo	re steps:	
			•			zero, add c(Rx); ig , do nothing	nore carries	
		Example: RX c(R11) = X') = X' FEDCBA98', and	
		Step 1: Step 2a: Step 3a: <u>+</u> (1)	C73E90 FEDCBA	AF 98	index	from R11)	carry ignored	
•	- -	DAT transla	tes ap iting S	plicat Systen	ion ad 1 bette	Address Translatio dresses into "real" a er manage "actual" m	ddresses	
Cha	ap. II, S	Sec. 5.3,5.6			System	z Assembler Language	©IBM	2015


	is chapter describes fundamental concepts of Assembler Language ogramming.
•	Section 6 provides an overview of assembling, linking and loading for execution; conventions for preparing Assembler Language programs; and some helpful macro instructions that perform simple I/O and conversion operations.
•	Section 7 discusses key concepts relating to symbols and "variables".
•	Section 8 investigates the elements of expression evaluation, and the basic Assembler Language operand formats used by instructions.
•	Section 9 introduces typical instructions and how to write Assembler Language statements for them.
•	Section 10 shows how the Assembler calculates displacements and assigns base register values in Addressing Halfwords, and introduces the important USING and DROP assembler instructions.


As	ssembler Language	2
•	The Assembler helps you prepare instructions for execution on System z	
•	Gives you maximum control over selection and sequencing of specifi instructions	с
•	Assembler Language itself is much simpler than other programming languages	
•	Main difficulties are	
	 Learning an appropriate set of machine instructions for your applications Learning all the auxiliary tools and programs needed to build and use Assembler Language programs 	
Cha	p. III, Sec. 6 System z Assembler Language ©IBM	2015

•	Generally done in three stages:
	1. Assembly; The Assembler translates the statements of your <i>source program</i> into machine language instructions and data ("object code" in the form of an <i>object module</i> for eventual execution by the CPU.
	2. Linking: The Linker combines your object module with any others required for satisfactory execution. The resulting <i>load module</i> is saved.
	3. Program Loading: The Program Loader reads your load module into memory and then gives CPU control to your instructions starting at the <i>entry point</i> .
	Your program then executes your instructions: reading, writing, and generating data
Cha	p. III, Sec. 6.1 System z Assembler Language ©IBM 201











 Six macro instr 	uctions are used extensively throughout the	e text:
PRINTOUT		
Display conte	ents of registers and named areas of memo	ory.
READCARD Read an 80-c	character record into memory.	
PRINTLIN Send a string	g of characters to a printer.	
DUMPOUT Display conte	ents of memory in hexadecimal and charact	er formats.
CONVERTI Convert chara	acters to a 32- or 64-bit binary integer.	
CONVERTO Convert a 32	- or 64-bit binary integer to characters.	
Equivalent facil	lities may be available at your location.	







EBCDIC Character Representation


· Every character is represented by a number Char Char Hex Char Char Hex Hex Hex Blank 40 4B 81 b 82 a 83 d 84 85 f 86 с e g 87 h 88 i 89 j 91 1 93 95 k 92 94 m n 96 97 98 99 r 0 р q A2 t A3 u A4 ٧ Α5 s A6 Α7 A8 z Α9 w х у А C1 В C2 С C 3 D C4 Е C5 F C6 G C7 Н C8 Ι C 9 J D1 К D2 L D3 D5 D7 М D4 Ν 0 D6 Р D9 D8 R E2 E3 Q S Т E4 ۷ E 5 E6 E7 U W Х E9 F0 F1 Y E8 Ζ 0 1 2 F2 3 F3 4 F4 5 F5 6 F6 7 F7 8 F8 9 F9 Chap. III, Sec. 7.2 System z Assembler Language © IBM 2015

11

Notes










Assi	gning Va	lues to Sym	bols	15
• Va	alues are	assigned to s	ymbols in two ways:	
1			ally take the current value of the I th of generated data)	ocation Counter
	MyProg1 Start	Start 0 BASR 15,0	Set assumed origin location O Value of symbol "Start" is O	
2	. Sometim stateme		es are assigned by the programme	er using an EQU
	symbol	EQU self-def	fining term The most common for	m
	ABS425 Char_A	EQU 425 EQU C' A'	ABS425 has value 42 Char_A has value X'	-
3	. The leng attribute		ated data is usually assigned as th	ne symbol's <i>length</i>

Sy	mbols and Variables	16
•	Symbols in high-level languages (usually called "variables") have execution-time values X <- 22./7. ; /* Set X to an approximation to pi */	
•	Symbols in Assembler Language are used only at assembly time; the have no execution-time value (are NOT "variables")	у
	 Used as names of places in a program that may contain execution-time values 	
	- Symbol values simply help to organize the program	
Cha	ap. III, Sec. 7.7 System z Assembler Language ©IBM 2	01




lerms	18
• A basic expression element is a <i>term</i>	
 A self-defining term (always absolute) 	
- A symbol (absolute or relocatable)	
- A Location Counter reference * (always relocatable)	
- A Literal (always relocatable)	
- A symbol attribute reference (always absolute)	
• Length (L'symbol)	
• Integer (I'symbol)	
• Scale (S'symbol)	
Chap. III, Sec. 8.1 System z Assembler Language	©IBM 2015





Evalua	ting Assembly-Time Expressions	21
7. Div	ision discards any remainder	
•	Division by zero is allowed; result is zero (!)	
8. Ev	aluation result is a 32-bit two's complement value	
	locatability attribute of expression determined from relocata terms:	ıbility
a.	Pairs of terms with same attribute and opposite signs have no effe "cancel"); if all are paired, the expression is absolute	ct (they
b.	One remaining unpaired term sets the attribute of the expression; + means simply relocatable, - means complexly relocatable	
с.	More than one unpaired term means the expression is complexly relocatable (a rare occurrence)	
Chap. III, S	Sec. 8.3 System z Assembler Language	©IBM 2015

10	,	re "expr" = e>	, ,	
	expr	expr ₁ (expr ₂)	$expr_1(expr_2, expr_3)$	
	7 8*N+4 (91)	A(B)	22(22,22) (A)((B),(C)) (91)(,15)	
-	In the sec multiplicat		orms, adjacent parentheses do <i>not</i> i	imply
-	In the third	d form, expr ₂ ca	n be omitted if it is zero:	
	expr	$r_1(,expr_3)$ [T	he comma is still required!]	



Ор	Mnem	e some commonly used Instruction	Ор	Mnem	Instruction
05	BALR	Branch And Link	06	BCTR	Branch On Count
07	BCR	Branch On Condition	0D	BASR	Branch And Save
10	LPR	Load Positive	11	LNR	Load Negative
12	LTR	Load And Test	13	LCR	Load Complement
14	NR	AND	15	CLR	Compare Logical
16	OR	OR	17	XR	Exclusive OR
18	LR	Load	19	CR	Compare
1 A	AR	Add	1 B	SR	Subtract
1C	MR	Multiply	1D	DR	Divide
1E	ALR	Add Logical	1F	SLR	Subtract Logical
٦	Гурісаl о	perand field described as	s R ₁ ,	R ₂ — ope	rands of "expr ₁ " form
Chap.	III, Sec. 9.1	System z Asse	embler	Language	©IE

Writing RR-Type Instructions	25
Assembler must generate machine language form of the instruction	:
OPCODE R ₁ R ₂	
 R₁ and R₂ designate first and second operand registers, not genera registers 1 and 2! 	
• Since LR opcode is X'18':	
LR 7,3 assembles to X'1873'	
 Operands can be written as any expression with value 0 ≤ value ≤ 15 	
LR 3*4-5,1+1+1 also assembles to X'1873'	
- Assembly-time operands are expressions with value "7" and "3"	
- Execution-time operands are contents of general registers GR7 and GR3	
Chap. III, Sec. 9.2 System z Assembler Language ©IB	A 2015

		e some commonly used	הא-ני	pe msu	
Dp	Mnem	Instruction	Ор	Mnem	Instruction
42	STC	Store Character	43	IC	Insert Character
44	EX	Execute	45	BAL	Branch And Link
46	вст	Branch On Count	47	BC	Branch On Condition
4D	BAS	Branch And Save	50	ST	Store
54	Ν	AND	55	CL	Compare Logical
56	0	OR	57	Х	Exclusive OR
58	L	Load	59	С	Compare
δA	А	Add	5B	S	Subtract
5C	М	Multiply	5D	D	Divide
δE	AL	Add Logical	5F	SL	Subtract Logical
S (Second o "expr ₁ (e	uction first operand field operand field described a xpr ₂)" form), as D ₂ (X ₂ ,B ₂) expr ₁ ((,expr ₃)" form)	s S ₂	("expr ₁ "	form), as $S_2(X_2)$

w	/riting RX-Type Instru	ctions	27
•	·	rate machine language form of the ins	struction:
•	First operand designa Second operand usua - B ₂ , D ₂ , and X ₂ compor address (as described	lly designates a memory reference ents used at execution time to calculate m	emory
•	Since L opcode is $X'5$		
	58 1 9	· · ·	
	L 1,200(,12) will generate	
	58 1 0	0C8	
Cha	ap. III, Sec. 9.4	System z Assembler Language	© IBM 2015

Explicit a	nd Implied Addre	esses		28
	ys to create an ac	•	•	
•	licit: you specify the ou provide the values ir	•	isplacement	
- Y	licit: The Assembler ou specify an operand o ddress resolution (desci	of the form S_2 or $S_2(X_2)$	• •	-
 Exampl 	es of explicit addr	esses:		
	8 IC 0,11	$28(10,7)$ $D_2=1128$ $28(0,7)$ $D_2=1128$ $28(7,0)$ $D_2=1128$	3, X ₂ =0, B ₂ =7	
Genera	I forms of RX-inst	ruction second op	erands:	
		Explicit Address	Implied Address	
	Not Indexed	D ₂ (,B ₂)	S ₂	
	Indexed	$D_2(X_2, B_2)$	S ₂ (X ₂)	
Chap. III, Sec. 9		ystem z Assembler Langua		

	Inese	are s	some typical RS- and SI-t	ype	Instru	ctions	5:
Ор	Mnem [•]	Гуре	Instruction	Ор	Mnem	Туре	Instruction
90	STM	RS	Store Multiple	91	ТМ	SI	Test Under Mask
92	MVI	SI	Move Immediate	94	NI	SI	AND Immediate
95	CLI	SI	Compare Logical Immediate	96	01	SI	OR Immediate
97	XI	SI	Exclusive OR Immediate	98	LM	RS	Load Multiple
88	SRL	RS	Shift Right Single Logical	89	SLL	RS	Shift Left Single Logical
8A	SRA	RS	Shift Right Single	8B	SLA	RS	Shift Left Single
8C	SRDL	RS	Shift Right Double Logical	8D	SLDL	RS	Shift Left Double Logical
8E	SRDA	RS	Shift Right Double	8F	SLDA	RS	Shift Left Double
_	Manu		to write their energed fir	اطما			
•	Many	ways	to write their operand fie	elds!			


_	riting RS	71			-	
•	RS-type	instru	uctions h	nave tv	wo operand forms:	
	- "RS-1"	form,	, one reg	ister: F	$R_1, D_2(B_2)$ or R_1, S_2	
	- "RS-2"	form	, two regi	sters:	$R_1, R_3, D_2(B_2)$ or R_1, R_3, S_2	
•	Assembl	er mu	ust gene	rate m	nachine language form of the instruction:	
ſ	opcode	R1	R3	B2	D2	
,	R, opera	nd de	esignate	s a ge	neral register; R3 operand can sometime	s
•	be omitte	ed; D	₂ (B ₂) ope	erand o	can be a memory reference or a number	s
•	- ·	ed; D s of F SRA SLDL LM	2(B2) ope RS-type 11,2 6,N 14,12,12(erand o instruc (13)	can be a memory reference or a number	s
•	be omitte	ed; D s of F SRA SLDL LM	2(B2) ope RS-type 11,2 6,N 14,12,12(erand o instruc (13)	can be a memory reference or a number ctions: Explicit address (RS-1 form) Implied address (RS-1 form) Explicit address (RS-2 form)	s


	ting SI-Ty	•		guage form of the	3 instruction:
r	DPCODE I	TT-	D ₂	33- · · · · · · · · · · · · · · · · ·	
• C	D ₁ (B ₁) (first) operand	designates an ad	dress-specification	
s s	Second (I_2)	operand i	s an <i>immediate</i> o	perand	
• @	General for	ms of SI-i	nstruction operan	ds:	
			Explicit Address	Implied Address	
		SI	$D_1(B_1),I_2$	S ₁ ,I ₂	
• E	Examples o	of SI-type	instructions		
	MVI	[0(6),C'* [Buffer,C		D ₁ (B ₁) address	
	02.			1	
			System z Assembler		

D5 CLC 1 Compare Logical D6 OC 1 OR D7 XC 1 Exclusive OR DC TR 1 Translate	
D5 CLC 1 Compare Logical D6 OC 1 OR D7 XC 1 Exclusive OR DC TR 1 Translate	
D7 XC 1 Exclusive OR DC TR 1 Translate	
E0 SBP 2 Shift And Bound E1 MVO 2 Move With Offs	
	et
F2 PACK 2 Pack F3 UNPK 2 Unpack	
F8 ZAP 2 Zero And Add F9 CP 2 Compare	
FA AP 2 Add FB SP 2 Subtract	
FC MP 2 Multiply FD DP 2 Divide	

The	Assemt	oler gene	erate	s two fo	orms	of SS-t	ype machi	ne instruc	ction:
OPCODE	L	1 ^B 1		D ₁	B ₂	D ₂	ONE LE	NGTH FIELD ("S	S-1")
OPCODE	L ₁	L ₂ B ₁		D1	B2	D ₂	TWO LE	NGTH FIELDS ("	SS-2")
• Addr	esses a	a <i>nd</i> leng	ths c	an both	ı be s	specifie	d explicitly	or implic	citly.
	S	S-1 Form		Explici	it Add	resses	Implied Ad	Idresses	
	Exp	licit Leng	th	D ₁ (N	1,B1),D	₂ (B ₂)	S ₁ (N ₁),S ₂	
	Imp	lied Leng	th	D ₁ (,	B ₁),D ₂	(B ₂)	S ₁ ,5	S ₂	
		ples of S	SS-1	form in	struct	ions:	subtracts o h and address		n L ₁
	CLC TR XC	Name (24),Rec 15),7	Name E (12) 1	Explici Implied	it lengtl 1 length	h, implied ac , explicit ac and addresse	ldresses Idresses	

or i	mplied addresses	ions, either or both op or lengths e of the possible operand		plicit
	SS-2 Form	Explicit Addresses	Implied Addresses	
	Explicit Lengths	$D_1(N_1,B_1),D_2(N_2,B_2)$	$S_1(N_1), S_2(N_2)$	
	Implied Lengths	$D_1(,B_1),D_2(,B_2)$	S ₁ ,S ₂	
	ZAP Sum(14),0 AP Total(15) Num(12) Implied lengt	s explicit addresses	
			ns, explicit addresses ns and addresses	






	i be io	aded	into me	emory at address X'5000'
5000		START	X'5000'	STARTING LOCATION
5000		BASR	6,0	ESTABLISH BASE ADDRESS
5002 5006	BEGIN	A		LOAD CONTENTS OF N INTO GR2 ADD CONTENTS OF ONE
5000 500A		ST	2,0NE 2.N	STORE CONTENTS OF GR2 INTO N
3004	TWEN			ITIONAL BYTES OF INSTRUCTIONS, DATA, ETC
5024	N	DC	F'8'	DEFINE CONSTANT WORD INTEGER 8
5028	ONE	DC	F'1'	DEFINE CONSTANT WORD INTEGER 1
-	The ler	igth of	f each st	tatement is added to its starting location (on the left)
At	<i>execu</i> Since t	<i>tion</i> t he L i	ime, aft nstructio	tatement is added to its starting location (on the left) ter the BASR is executed, $c(R6)=X'00005002'$ on wants to refer to the word at X'5024', its displacement 4'-X'5002'=X'022'
At -	<i>execu</i> Since t from X' So if w	tion t he L i 5002 i e crea	ime, aff nstructio is X'5024 ate an ac	ter the BASR is executed, $c(R6)=X'00005002'$ on wants to refer to the word at X'5024', its displacement

Compu	uting Displace	ements (continued)	38
• Sup	pose this fragn	nent is to be loaded into memory at ad	dress X'84E8'
84E8 84EA 84EE 84F2	BASR 6,0 BEGIN L 2,N A 2,0NI ST 2,N	ESTABLISH BASE ADDRESS LOAD CONTENTS OF N INTO GR2 E ADD CONTENTS OF ONE STORE CONTENTS OF GR2 INTO N	
850C 8510	— TWENTY-TWO (X'16') N DC F'8' ONE DC F'1'	ADDITIONAL BYTES OF INSTRUCTIONS, DATA, ETC WORD INTEGER 8 WORD INTEGER 1	
- S	since the L instru	after the BASR is executed, c(R6)=X'C ction wants to refer to the word at X'850C', 350C'-X'84EA'=X'022'	
k	now that when th	n addressing halfword X'6022' for the L inst ne L is executed it will still refer to the corre dressing halfwords yields this object code:	
ADDRESS 84E8	ASSEMBLED CONTEN	<u>NTS</u>	
84EA 84EE 84F2	58206022 5A206026 50206022		
850C 8510	00000008		
0010			

Explicit B	Base an	d Displa	acement	39
			pesn't matter where the program i d displacement explicitly:	s loaded, so
LOCATION 0000 0002 0006 000A	<u>NAME</u> BEGIN	OPERATION BASR L A ST 22 BYTES	<u>OPERAND</u> 6,0 2,X'022'(0,6) 2,X'022'(0,6) 2,X'022'(0,6)	
0024 0028	N ONE	DC	F'8' F'1'	
· ·	0 1		nts can be hard work! So we help symbols:	the Assembler
LOCATION	NAME	OPERATION	OPERAND	
0000 0002 0006 000A	BEGIN	BASR L A ST THE USUAL 2	6,0 2,N-BEGIN(0,6) (N-BEGIN = X'022') 2,N-BEGIN(0,6) (ONE-BEGIN = X'026') 2,N-BEGIN(0,6) (N-BEGIN = X'022')	
0024 0028	N ONE	DC DC	F'8' F'1'	
 The As registe 		calcula	tes displacements for us; we assig	gned the base
Chap. III, Sec. 1	10.3		System z Assembler Language	©IBM 2015

The USING A	ssembler Ins	struction and Implied Addresses	40				
USI	ING BEGIN,6	two items: the symbol BEGIN and reg Assume R6 will hold address of BEGIN	ister 6:				
 The Assembler uses this to assign displacements and bases 							
• We now ca	• We now can write the program with <i>implied</i> addresses:						
USI BEGIN L A ST * 22 N DC ONE DC	SR 6,0 ING BEGIN,6 2,N 2,ONE 2,N bytes F'8' F'1' Assembler does	GR6 will hold execution address of BEGIN Tell Assembler C(GR6)=address of BEGIN Load c(N) into GR2 Add c(ONE) to GR2 STore sum at N					
Chap. III, Sec. 10.4	S	ystem z Assembler Language	©IBM 2015				




Location		Statem		_ 111511100	tion named BEGIN :
0000	0D60	Statem	BASR USING	6,0 BEGIN,6	
0002 0006 000A	58 <u>6</u> 06022 5A206026 50206022	BEGIN	L A St		←Wrong register! (6, not 2)
0024 0028	00000008 00000001	N ONE	DC DC	F' 8′ F' 1′	
 S Whe Whe Whe X'00 Wor: a model 	005028'!)	d into mem is fetched is execute is execute to store int xception	nory star , c(GR6 ed, c(GF ed, its E to memo	ting at add) = X'0000 (6) = X'000 (ffective Add (ffective Add) (ffective Add)	dress X'5000' 5002')00008' dress is X'0000002E' (not ess X'0000002A', probably causi

Calculating Displacements: Assembly Process, Pass 1 43
 The Assembler scans the program twice; the first time ("Pass 1"): Each statement is read Lengths of instructions, data, and reserved areas are determined, locations are assigned Symbols whose positions are known are given location values Some symbols may appear as operands before having a value No object code is generated in Pass 1 At END statement, all symbols and values should be known ("defined") If not, various diagnostic messages are created
Chap. III, Sec. 10.7 System z Assembler Language © IBM 2015


Calculating Displacements: Assembly Process, Pass 2	44
• Values of expressions can be calculated from known symbol value	es
• USING statement data is entered in the USING Table. For example	e :
BASEREG BASE_LOCATION RA 6 00000002 01	
 For instructions with implied addresses: displacement = (implied_address value) - (base_location value) 	
 Relocatability Attribute (RA) of an implied address expression must match F a USING Table entry 	RA of
• If successful, the Assembler has <i>resolved</i> the implied address. If not, the implied address is <i>not addressable</i>	
• The Assembler does at assembly time the reverse of what the CP does at execution time:	U
Assembly: displacement = (operand_location) - (base_location) Execution: (operand address) = displacement + (base address)	
Chap. III, Sec. 10.8 System z Assembler Language ©I	BM 2015

Multipl	e US	ING T	able En	tries		45
• Sup	pose	there i	s more	than one	USING statement:	
	ation	Stateme				
0	000		BASR USING	6,0 *,6	Original USING statement	
	002 006	BEGIN	L USING A as befor	2,N *,7 2,ONE	Added USING statement	
• The	r	T	le now lo	ooks like	this:	
	BASEREG	BASE_LOC	ATION RA			
	6	00000	002 01			
	7	00000	006 01			
WitWit	th regis th regis	ter 6: X'(ter 7: X'(00000028' 00000028'	-X'00000002 -X'00000000	two addressing halfwords are pos 2' = X'026' with addressing halfword 5' = X'022' with addressing halfword a with the <i>smallest</i> displacement	X'6026'
Chap. III, S	ec. 10.9			System z Ass	embler Language	©IBM 2015


The DROP	Ass	embler Ir	nstr	uction	46
		SING Tabl	<u> </u>	ntries, use the DROP statement	
		register			
- In the		ous example	<u> </u>	if we write	
- 111 (116	•	ROP 6	65,	ii we wiite	
- then th		ING Table I	look	s like this:	
[BASEREG	BASE_LOCATION	RA		
-		EMPTY			
ŀ	7	00000006	01		
entries a			wr RA	itten with <i>no</i> operand, all USING Table	
-		EMPTY	 		
-		EMPTY			
L	I		L	1	
hap. III, Sec. 10	.10		Sys	tem z Assembler Language	©IBM 2015




Resolu	utions	s with Reg	gister Zero	48
• The	Asse	mbler has	an implied USING Table entry for register	0:
	BASEREG	BASE_LOCATION	RA	
	0	00000000	00 (ABSOLUTE EXPRESSIONS HAVE RA = 00)	
		ETC.		
	emble	· · ·	absolute and (b) between 0 and 4095 in va live it to an addressing halfword with base	
		LA 7,100 LA 7,4000	· · · · · · · · · · · · · · · · · · ·	
• You	I	LA 7,4000) FAO'
• You	can s	LA 7,4000	4000 = X'FAO', so addressing halfword = X'(absolute base_location in a USING stateme Base address = 400 = X'190') FAO'
- T	can s	LA 7,4000 specify an LA 9,400 JSING 400,9 LA 3,1000 solutions are	4000 = X'FAO', so addressing halfword = X'(absolute base_location in a USING stateme Base address = 400 = X'190') FAO' ent:




Chapter IV: Defining Constants and Storage Areas	1
 Section 11 describes the Assembler's basic data definition instruction, DC ("Define Constant"). 	,
• Section 12 discusses the most often-used data types, introduces the powerful constant-referencing mechanism provided by literals, and the LTORG instruction to control their position in your program.	e
 Section 13 demonstrates methods for defining and describing data areas in ways that simplify data manipulation problems, including the very useful DS, EQU, and ORG instructions. 	
Chap. IV, Sec. 11-13 System z Assembler Language © IBM 20	15





DC Instruction Statements and Operands 4
 DC statements can use all statement fields; "DC" and "operand(s)" are required name> DC remarks
 Each operand may have up to 4 parts, in this order: Duplication factor (optional; defaults to 1) Type (1 or 2 letters; required) Zero to several modifiers (optional) Nominal value in external representation, enclosed in delimiters (required) Delimiters are apostrophes or parentheses, depending on type
Chap. IV, Sec. 11.2 System z Assembler Language ©IBM 2015




71 10115	jth modi	fier specifie	es a constant's exact length (within limits)
			llowed by a nonzero decimal integer or osolute expression:
	Ln	or	L(expr)
Examp	oles:		
A B		FL3'8' FL(2*4–5)'8'	Generates X'000008' at current location Generates X'000008' at current location
C D		F'8' FL4'8'	Generates X'00000008' at next word boundary Generates X'0000008' at current location
	ols A, B	- 0	en values of the LC where the constants are iven the LC value <i>after</i> bytes are skipped for
	ated; sy	mbol C is gi	
gener	ated; sy	mbol C is gi	


Duplication Factors and Multiple Operands	7
 You can generate copies of a constant in several ways Multiple operands DC F'8', F'8' 	s:
- Multiple statements:	
DC F'8' DC F'8' DC F'8'	
- Duplication factors:	
DC 3F'8'	
• Duplication factors can be used on each operand:	
DC 2F'8',2F'29',F'71',3F'2' 8 word constants	
Chap. IV, Sec. 11.5 System z Assembler Language	©1BM 2015

 Almo comn 		onstant types ac	cept multiple nominal values, separated b
	DC	F'1,2,3,4,5'	Five word constants
	DC	X'A,B,C,D,7'	Five one-byte constants
	DC	B '001,010,011'	Three one-byte constants
Many	consta	nt types accept	embedded spaces for readability:
	DC	F '1 000 000 000'	Easier than counting adjacent zeros
	DC	X '1 234 567 89 A '	Five-byte constant
	acter co ominal		exception: a comma or a space is part of
	DC	C '1,2,3,4,5'	One nine-byte constant
	DC	C '1 2 3 4 5'	<u>One</u> nine-byte constant


Le	ength Att	ribut	tes		9
•	– Assigr	ned by		Attribute (LA) Assembler (most usually) uctions is the length of the instruction	
	LOAD BEGIN	LR	7,3 2,N	LA of LOAD = 2 LA of BEGIN = 4	
•			•	tatements is the length of the <i>first</i> g duplication factors	
	List	DC DC DC	XL7' ABC' 3F'8' F'1,2,3'	LA of Implied = 4 LA of Explicit = 7 LA of Multiple = 4 LA of List = 4 ' LA of OddOnes = 1	
•	For almo	ost al	I EQU stateme	nts, the Assembler assigns LA 1:	
	R7	Equ	7	LA of R7 = 1	
Cha	ap. IV, Sec. 11	7	Svete	m z Assembler Language ©IBM	2015

D	ecimal Expor	nents		10
•	- A Decimal - Write "En"	Exponent can simpli	e many trailing zeros fy writing such constants onzero) digits of the nominal value, d zeros	where "n"
		F'1000000000' F'1 000 000 000' F'1 E9'		
•	You can eve	n write constants	with negative exponent values	"n"
	HundredA DC HundredB DC	F'1E2' F'1000E–1'	Generates X'00000064' Generates X'00000064'	
•	Exponent mo	difiers apply to a	II nominal values in the operand	
			Constants for 100, 200, 300, 400 Constants for 100, 2000, 30, 400	
•	Decimal expo floating-point		ent modifiers are often used in	
Cha	ap. IV, Sec. 11.8	System z	Assembler Language	©IBM 2015







<u>A-</u>	Type ar	nd Y-	Type Addre	ss Constants	13
•	– A-typ	e defa	ults to word le	" "adcon") is useful in many contexts. angth (explicit lengths 1, 2, 3, 4 bytes); d length (explicit lengths 1, 2 bytes)	
	21			e an absolute or relocatable expression:	
	R7 Expr1 Here	Equ DC DC DC DC DC	7 A(C'A'+48) A(R7) A(Expr1) AL1(*-Expr1) A(*+64)		
•	Y-type express		ants are rare	ely used now, and only for absolute	
	Expr1	DC DC	Y(C'A'+48) Y(R7)	Generates $\textbf{X}'00\textbf{F1}',$ halfword aligned Generates $\textbf{X}'0007',$ halfword aligned	
	– Early	(and	very small) ma	achines used relocatable 16-bit address constan	its
•	The abi	lity to	generate co	onstants from expressions is very powerfu	I
Cha	ıp. IV, Sec. 1	2.2-3	S	ystem z Assembler Language ©IBI	M 2015



	bace allocated for a constant i modifier	s defined either by default or by a
	constant is too small for the s constant is too large for the s	
The A	ssembler's actions in such ca	ses depends on the constant type
Туре	Too Small	Too Large
F,H	Pad with sign bits on left	Truncate on left; error message
A,Y	Pad with sign bits on left	Truncate on left; error message
С	Pad with spaces on right	Truncate on right
В	Pad with zero bits on left	Truncate on left
Х	Pad with zero digits on left	Truncate on left






enhand • Consta	cemen ints (n	ts have be umeric, ad	dress-valued, cha	nany Assembler aracter) were extend length, alignment	ed
	DC DC	FD'1 E15' Ad (C' ABC')	X'00038D7EA4C680(X'0000000000C1C2(
A type U type E type if th	e exte e exte e exte	nsion conve nsion conve nsion gene sembler's T	erts EBCDIC nom erts EBCDIC nom rates the original	ree representations inal value to ASCII inal value to Unicode EBCDIC nominal va n specifies an arbitra	lue, even
	DC	C' ABC' Ce' ABC'	X' C1C2C3' X' C1C2C3'	EBCDIC (TRANSLATE-able EBCDIC always	、


Da	ta Storage Definition 19
•	 Section 13 shows ways to define and organize data and work areas The DS ("Define Storage") instruction is similar to DC, but generates no object code The EQU ("Equate") instruction lets you assign values to symbols, or define similarities of one symbol to another The ORG ("Set Origin") instruction lets you adjust the position of the Location Counter With combinations of these instructions, you can define data structures that greatly simplify many programming tasks

St	orage A	reas	: The DS /	Assembler Instruction	20
•				C, except that (a) no object code is gene required in operands	rated,
		DS DS	F F'8′	Both statements allocate 4 bytes of uninitialized space on a word boundary	
•	Multiple	ope	rands and	values are allowed	
		DS DS		,C'ABC' Allocates 9 bytes, word aligned Allocates 8 bytes, halfword aligned	
•	As with	DC,	gaps can a	ppear due to boundary alignment	
		DS DS	F,X F	Allocate 5 bytes, word aligned Skip 3 bytes for word alignment	
•	Length	Attrib	outes of na	mes are derived from first operand	
	Area1 Area2	DS DS	80C CL80	Allocate 80 bytes; LA of Area1 = 1 Allocate 80 bytes; LA of Area2 = 80	
	- Both s	staten	nents allocat	e 80 bytes, unaligned	
Cha	p. IV, Sec. 13	3 1		System z Assembler Language	© IBM 2015



The EQU Assembler Instruction 2	2
 The basic form of EQU is symbol EQU expression 	
 "symbol" receives the value, relocatability, and length of "expression" If we write 	
A DC F'8' B EQU A	
- Then B will have the same value, relocatability, and length attributes as A	
• Assigning an absolute expression is very useful. For example:	
NItems EQU 75 Number of table items (Note: not F'75') Count DC A(NItems) Constant with number of table items Before DS (NItems)F Space for "NItems" words After DS (NItems)F (Not "75F")	
 If a change must be made to the size of the tables, only the EQU statement needs updating before re-assembly 	
Chap. IV, Sec. 13.3 System z Assembler Language © IBM 20	15

The EQU Asse	mbler Instructio	on, Extended Syntax	23
	are used for cor	ts up to 5 operands nditional assembly and macro [,program-attribute,assembler-attr	,
- value oper	and: its value, reloc	atability, and length are assigne	d to symbol
length is a value	ssigned to symbol ,	overriding any previous length a	ssigned from
	igned to symbol . If be U ("Unknown")	no type operand is present, the	Assembler
	,	ed with just the first two ope mber example to use extend	
PhoneNum DS AreaCode Equ Prefix Equ Local_No Equ	AreaCode+3,3,C'C'	Overlay Prefix	
Chap. IV, Sec. 13.4	System	z Assembler Language	©IBM 2015




Notes

Pa	arameter	izatio	on		25
•	constant	s, da	ta areas, fie	small number of values to define and eld lengths, offsets, etc. neterization were shown on previous slides	
•	,		•	modify, and write 80-byte records	
	RecLen InRec WorkRec OutRec	DS	80 CL(RecLen) CL(Reclen) CL(RecLen)		
•			•	anged, only the EQU statement needs upda cords must be maintained in storage	ting
	NRecs RecNum StorRecs LastRec	DS		Number of records in storage Constant with number of records allowed RecLen) Space for all but one records Last record in storage	
	- Chang	ing th	e number of	records and the allocated space is a simple	e update
•				es <i>many</i> aspects of programming! dability and understandability	
0	p. IV, Sec. 13	c	0	system z Assembler Language	© IBM 2015

Consta	nts	Depe	ending on the Location	Counter	26
 Addi prog 			tants usually refer to loc	ations internal (or exte	rnal) to a
• They	/ cai	n also	be used to generate tak	oles of constants	
- E:	xamp	ole: tab	ole of byte integers from 0 to	o 10:	
Int	[b]	DC or	FL1 '0,1,2,3,4,5,6,7,8,9,10'	Generates 0,1,9,10	
Int	[b]	DC	11AL1(*-IntTbl)	Generates 0,1,9,10	
			with a duplication factor a e is <i>re-evaluated</i> as each		
- E:	kamp	le: tab	ole of byte integers from 10	to 0:	
Int	[b]2	DC or		Generates 10,9,1,0	
Int	[b12	DC	11AL1(IntTb12-*+10)	Generates 10,9,1,0	
 Very 	cor	nplex	tables can be created u	sing such techniques	
 Exer 	cise	: Whi	ch IntTbls are easier to	expand?	


xer	cise Soluti	ons		27
S	lide 24			
-			s already at a doubleword boundary: then the offs LC over existing object code or data areas.	et -2
S	lide 26			
-			1-type constants only need to modify the duplicat alue as in the FL1-type constants.	ion factor,
	 But for the duplication 		ble using $\ensuremath{\text{IntTbl2}}$, you'll need to change the $+10$ to one .	less than th
	• A better w	ay:		
	NumInt2 IntTb12	•	11 Number of generated values (NumInt2)AL1(IntTb12-*+NumInt2-1)	
	– Now, or	nly the	EQU statement needs changing	





General Register Data Transmission 2
 This section describes instructions that move operands among general registers, and between general registers and memory Data operands can be 1, 2, 4, or 8 bytes long For some instructions, operands can be 0-4 bytes long Register operands can be 32 or 64 bits wide For some instructions, operands can be 1-4 bytes long Some instructions will sign-extend the high-order bit of a source operand to fit the length of the target register Some instructions can test the value of an operand, or complement its value
Chap. V, Sec. 14 System z Assembler Language © IBM 2015

Load and Store Instructions 3
The Load (L) and Store (ST) instructions move data from memory to a GR (L) and from a GR to memory (ST)
Both are RX-type instructions
- The memory address is an indexed Effective Address
• Neither requires word alignment of the memory address
- But it's advisable for many reasons (performance, access exceptions,)
 Only the right half of the GR (bits 32-63) is involved; bits 0-31 are ignored
• Examples:
L 7,-F'-97' c(GR7) replaced by X'FFFFF9F' ST 7,Num c(NUM) replaced by c(GR7), GR7 unchanged
Chap. V, Sec. 14.1 System z Assembler Language © IBM 2015


 Rather than write L 1,A ST 1,B Z,A+4 and ST 2,B+4 ST 3,B+8 you can write LM 1,3,A and ST 1,3,B The instruction format is LM (or STM) R₁,R₃,D₂(B₂) (explicit address) LM (or STM) R₁,R₃,S₂ (implied address) The register contents are transmitted between GRs and successive words in memory, starting with the R₁ register and ending with the F register If R₃ is smaller than R₁ then GRs R₁-15 are transmitted followed by GRs 0- 		• •		• • • •		Store Multiple (STM) instructions	let
L 2,A+4 and ST 2,B+4 L 3,A+8 ST 3,B+8 you can write LM 1,3,A and STM 1,3,B • The instruction format is LM (or STM) R ₁ ,R ₃ ,D ₂ (B ₂) (explicit address) LM (or STM) R ₁ ,R ₃ ,S ₂ (implied address) • The register contents are transmitted between GRs and successive words in memory, starting with the R ₁ register and ending with the F register	Rathe	er th	an write				
 LM 1,3,A and STM 1,3,B The instruction format is LM (or STM) R₁,R₃,D₂(B₂) (explicit address) LM (or STM) R₁,R₃,S₂ (implied address) The register contents are transmitted between GRs and successive words in memory, starting with the R₁ register and ending with the F register 		L	2,A+4	and	ST	2,B+4	
 The instruction format is LM (or STM) R₁, R₃, D₂(B₂) (explicit address) LM (or STM) R₁, R₃, S₂ (implied address) The register contents are transmitted between GRs and successive words in memory, starting with the R₁ register and ending with the F register 	you can	write	e				
 LM (or STM) R₁, R₃, D₂(B₂) (explicit address) LM (or STM) R₁, R₃, S₂ (implied address) The register contents are transmitted between GRs and successive words in memory, starting with the R₁ register and ending with the F register 		LM	1,3,A	and	STM	1,3,B	
 LM (or STM) R₁, R₃, S₂ (implied address) The register contents are transmitted between GRs and successive words in memory, starting with the R₁ register and ending with the F register 	• The i	nstru	uction form	nat is			
words in memory, starting with the ${\rm R}_{\rm 1}$ register and ending with the F register							
– If ${\sf R}_3$ is smaller than ${\sf R}_1$ then GRs ${\sf R}_115$ are transmitted followed by GRs 0-	words	sin					
	– If F	R ₃ is	smaller tha	n R_1 then	GRs R	-15 are transmitted followed by GR	s 0-R ₃
 These instructions are often used for "status preservation" 	• These	e ins	tructions	are ofter	n used	for "status preservation"	









CXICII			operands need n	ot diffor
	Mnemonic		CC Values	
	LR	$c(GRR_1) \leftarrow c(GRR_2)$	Unchanged	
	LTR	$c(GR R_1) \leftarrow c(GR R_2)$	0,1,2	
	LCR	c(GR R ₁) ← −c(GR R ₂)	0,1,2,3	
	LPR	c(GR R ₁) ← c(GR R ₂)	0,2,3	
	LNR	c(GR R ₁) ← - c(GR R ₂)	0,1	
CC CC	= 1 = 2 = 0	Result is zero Result is negative, < 0 Result is positive, > 0 Result has overflowed		
Exam	LR 0,		R1), CC unchanged	
			tot I'l'	
	LTR 1, LCR 2,			




	nnemonic. (\	are similar to the 32-bit We sometimes use "GR" f gisters.) The CC settings	or 32-bit register	s, and
	Mnemonic	Action	CC Values	
	LGR	c(GG R ₁) ← c(GG R ₂)	Not changed	
	LTGR	c(GG R ₁) ← c(GG R ₂)	0,1,2	
	LCGR	c(GG R ₁) ← −c(GG R ₂)	0,1,2,3	
	LPGR	$c(GG R_1) \leftarrow c(GG R_2) $	0,2,3	
	LNGR	c(GG R ₁) ← - c(GG R ₂)	0,1	
Exam	ipies.			





4	sign-extended		gg r ₁
0	·	63	
	32-bit second operand s		GR R ₂
	0	31	1
Mnemonic	Action	CC Values	
LGF	c(GG R ₁) ← c(Word in memory)	Not changed	
LGFR	$c(GG R_1) \leftarrow c(GR R_2)$	Not changed	
LTGFR	$c(GG R_1) \leftarrow c(GR R_2)$	0,1,2	
LCGFR	$c(GG R_1) \leftarrow -c(GR R_2)$	0,1,2	
LPGFR	c(GG R ₁) ← c(GR R ₂)	0,2	
LNGFR	c(GG R ₁) ← - c(GR R ₂)	0,1	
Example	FR 0,1 IS EQUIVALENT TO LGFR 0,1 LGCR 0,0	I *	







Testing the Condition Code: Conditional Branching	15
 Many instructions set the value of the PSW's 2-bit Condition System Flags II IC C Pro- Flags II IC C Pro- Flags II IC C Pro- Flags II II C Pro- Flags II II C Pro- Flags II II Pro- Flags II II Pro- Flags III III III Pro- Flags IIII IIII IIIIIIIII Pro- Flags IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	
Chap. V, Sec. 15 System z Assembler Language	©IBM 2015





Exa	amples o	of Co	nditional	Branch Instructions	18
1.	Branch	to XX	if the CC	s zero.	
		BC	8,XX	$M_1 = B'1000'$	
2.	Branch	to XX	if the CC i	s not 0.	
		BC	7,XX	$M_1 = B'0111'$	
3.	Always	brand	ch to the in	struction whose address is contain	ed in GR14.
		BCR	15,14	M ₁ = B '1111'	
	or	BC	15,0(0,14)	M ₁ = B'1111'	
			ask bits are uncondition	1, the CC value must match a 1-bit in th al branch	ne mask; this
4.	Branch	to XX	if the CC i	s 1 or 3.	
		BC	5,XX	M ₁ = B '0101'	
Chap.	V, Sec. 15.3		S	ystem z Assembler Language	©IBM 2015






RX Mnemonic	BB Mnemonic	Mask	Meaning
В	BR	15	Unconditional Branch
BNO	BNOR	14	Branch if Not Ones or No Overflow
BNH	BNHR	13	Branch if Not High
BNP	BNPR	13	Branch if Not Plus
BNL	BNLR	11	Branch if Not Low
BNM	BNMR	11	Branch if Not Minus or Not Mixed
BE	BER	8	Branch if Equal
BZ	BZR	8	Branch if Zero(s)
BNE	BNER	7	Branch if Not Equal
BNZ	BNZR	7	Branch if Not Zero
BL	BLR	4	Branch if Low
BM	BMR	4	Branch if Minus, or if Mixed
вн	BHR	2	Branch if High
BP	BPR	2	Branch if Plus
во	BOR	1	Branch if Ones, or if Overflow
NOP	NOPR	0	No Operation

•	This section describes instructions for 2's complement addition, subtraction, and comparison of many operand types
	- Between general registers
	- Between general registers and memory
	 Arithmetic and logical operations
	- Halfword, word, and doubleword operands
	- Mixed-length operands
	 If a source operand in a register or in memory is used as in an instruction whose target register is longer than the operand, the operand is extended internally:
	 arithmetic operands are sign-extended logical operands are extended with zeros.
	 Add with carry, subtract with borrow
•	Considerable symmetry among related instruction groups

Mnem	Function	Mnem	Function
AH	Add halfword from memory	SH	Subtract halfword from memory
Α	Add word from memory	S	Subtract word from memory
AR	Add word from $c(GR R_2)$	SR	Subtract word from c(GR R ₂)
Mnem AG	Add doubleword from memory	Mnem SG	Subtract doubleword from memory
			Subtract doubleword from memory Subtract doubleword from $c(GG R_2)$

peration	or instructions with 32- or 64	CC Setting and Meaning
$c(GR R_1) = c(GR)$ $c(GR R_1) = c(GR)$ $c(GG R_1) = c(GG)$	$R_1) \pm c(word in memory)$	0: Result is zero; no overflow 1: Result is < zero; no overflow 2: Result is > zero; no overflow 3: Result has overflowed
L A	1,=F'2147483647' 231-1 1,=F'1'	CC=3 (overflow)
L S	2,=F'2147483647' 231-1 2,=F'1'	CC=2 (positive)
L S	3,=F'-2147483648' -231 3,=F' 1'	CC=3 (overflow)
LG AGR	4,=X'7000000 0000000' 4,4	CC=3 (overflow)
LG SG	5,=X'5000000 0000000' 5,=X'6000000 0000000'	CC=1 (negative)



rithm	Il arithmetic produces bitwise etic operation; only the CC se tructions with 32- and 64-bit o	ttings a	re	•	
Mnem	Function	Mnem	Fur	nction	
AL	Add word from memory SL St			otract word from memory	
ALR	R Add word from c(GR R ₂) SLR Subtract word from c(GR R ₂)			otract word from c(GR R ₂)	
ALG	Add doubleword from memory	SLG	Subtract doubleword from memory		
ALGR	Add doubleword from c(GG R ₂)	SLGR	Subtract doubleword from c(GG R2)		
	e CC settings:			CC Setting and Meaning	
$\begin{array}{l} \hline \textbf{Operation} \\ \hline c(GR R_1) = c(GR R_1) \pm c(GR R_2) \\ c(GR R_1) = c(GR R_1) \pm c(word in memory) \\ c(GG R_1) = c(GG R_1) \pm c(GG R_2) \\ c(GG R_1) = c(GG R_1) \pm c(doubleword in memory) \\ \end{array}$				0: Zero result, no carry (Note) 1: Nonzero result, no carry 2: Zero result, carry 3: Nonzero result, carry	
(CC0 cannot occur for logical subtraction	• /		· ·	

Add With Carry, Subtract With Borrow


Mnem	Function				Mnem	Function	
ALC	Add word	from m	emory		SLB	Subtract word from memory	
ACLR	Add word	from c(GR R ₂)		SLBR	Subtract word from c(GR R ₂)	
ALCG	Add doubl	eword f	rom memory		SLBG	Subtract doubleword from memory	
ALCGR	Add doubl	eword f	rom c(GG R ₂)		SLBGR	Subtract doubleword from c(GG R ₂)	
		AL	0,1,A 1,B+4	Load A in register pair Logically add low-order part of B Add high-order part of B with carry			
		ALC	0,B	Add hi	gh–orde	r part of B with carry	
				Add hi Store Get fi Logica Subtra	gh-orden the dou rst ope lly sub ct high	r part of B with carry ble-length sum	

27

Notes


	With sign bits for arithmetic instruct With zero bits for logical instruction		
For	these instructions, the first op	erand	is in 64-bit register GG ${ m R}_{_1}$
Mnem	Function	Mnem	Function
AGF	Add word from memory	SGF	Subtract word from memory
AGFR	Add word from c(GR R ₂)	SGFR	Subtract word from c(GR R ₂)
CGF	Compare to word from memory	CGFR	Compare to word from c(GR R ₂)
ALGF	Logical add word from memory	SLGF	Logical subtract word from memory
ALGFR	Logical add word from c(GR R ₂)	SLGFR	Logical subtract word from c(GR R ₂)
The	ese instructions can simplify pr	ogram	s with mixed-length operands


Mnemonic	Function				
CL	Logical compare c(GR R ₁) to word from memory				
CLR	Logical compare c(GR R ₁) to word from c(GR R ₂)				
CLG	Logical compare c(GG R ₁) to doubleword from memory				
CLGR	Logical compare $c(GG R_1)$ to doubleword from $c(GG R_2)$				
CLGF	Logical compare $c(GG R_1)$ to zero-extended word from memory				
CLGFR	Logical compare $c(GG R_2)$ to zero-extended word from $c(GR R_2)$				
CLM, CLMY	Logical compare bytes from low half of c(GG R_1) to bytes in memory				
CLMH	Logical compare bytes from high half of $c(GG R_1)$ to bytes in memory				
The CC	settings are the same as for other logical comparisons				





SLL Shift left logical SRL Shift right logical RLL Rotate loft logical	
SLA Shift left arithmetic SRA Shift right arithmetic	
SLDL Shift left double logical SRDL Shift right double logical	
SLDA Shift left double arithmetic SRDA Shift right double arithmetic	
Mnem Action Mnem Action	
SLLG Shift left logical SRLG Shift right logical	
RLLG Rotate loft logical	
	-
RLLG Rotate loft logical	

Unit Shifts	32
• Assume an n -bit register looks like this:	
A B C D	
A unit shift moves bits left or right by one position	
Logical shifts:	
$0 \rightarrow 0 A B C \rightarrow V W X Y \rightarrow RIGHT LOGICAL$	
Z BIT BUCKET	
↓ B C D E ↓ X Y Z 0 ↓ 0 LEFT LOGICAL ↓ A BIT BUCKET BIT BUCKET BIT BUCKET BIT BUCKET BIT BUCKET	
- The Condition Code is unchanged	
Chap. V, Sec. 17.1 System z Assembler Language	©IBM 2015










Rotating Shifts	37
A Rotating shift looks like this (compare slide 32)	
• Like SLLG and SRLG, RLL and RLLG have three operands: $\rm R_{1},$ L 0,=A(X'56789ABC') Load initial data into GR0 RLL 1,0,10 Rotate 10 bits, result in GR1	R ₃ ,D ₂ (B ₂)
- Then c(GR1) = X'E26AF159'	
LG 0,=AD(X'56789ABCDEF01234') Initialize GG0 RLLG 1,0,10 Rotate 10 bits, result in GG1	
- Then c(GG1) = X'E26AF37BC048D159'	
• None of the rotating-shift instructions changes the CC	
Chap. V, Sec. 17.5 System z Assembler Language	©IBM 2015

	alculated	511	it Amounts		38
•	Some sł	nift a	mounts must l	be determined at execution time	
•	Solution	: put	the shift amo	unt in the B_2 register	
		L L SLL	9,ShiftAmt 0,Data 0,0(9)	Shift amount calculated previously Get data to be shifted Shift left by calculated amount	
	 Remend the sh 			der 6 bits of the Effective Address are	used for
•	Example	: cal	culate 2 ^N , whe	$re 0 \leq N < 31$	
		L L SLL	1,N 0,=F'1' 0,0(1)	Get small integer N Put a 1-bit at right end of GRO (20) Leave 2N in GRO	
	- Exerci	se: W	hat will happen	if $N \ge 31$?	
Cha	ap. V, Sec. 17.	6	Syst	iem z Assembler Language	© IBM 2015

Bit-Length Constants	39
An extended form of length modifier lets you specify lengths in period (.) after the modifier ${\bm L}$	bits: put a
DC FL3'8' and DC FL.24'8' are equivalent (byte length) (bit length)	
 A nominal value can be any length (subject to normal trunc padding rules) 	ation and
DC FL.12'2047',FL.8'64',XL.4'D' generates X'7FF40D'	
 Incomplete bytes are padded with zero bits: 	
DC FL.12'2047' generates X'7FF0'	
Bit-length constants are useful for tightly packed data	
Chap. V, Sec. 17.7 System z Assembler Language	© IBM 2015


Bi	nary Multiplication and Division	40
•	Multiplication notation:	
	MultiplicandFirst operand×MultiplierSecond operandProductSingle or double-length result	
	- Products can be as long as the sum of the operand lengths: 456 \times 567 = 258552, or as short as the longer operand: 456 \times 2 = 912	
•	Multiplying single-length operands usually requires a double-length register pair	
•	Division notation:	
	QuotientDivisorDividendDividendDividend = first operandDivisor = second operandRemainder	
•	Division by a single-length divisor usually requires a double-length dividend, producing single-length quotient and remainder	
•	Multiply and divide instructions do not change the CC	
Cha	ap. V, Sec. 18 System z Assembler Language ©IBM	2015




	en multiplying small values, you can use a single registe						
Mnem			Minem	Instruction			
MH	Multiply Halfword (32	←32×16)					
MS, MSY	Multiply Single (32←3	32×32)	MSR	Multiply Single Register (32-32×32)			
MSG	Multiply Single (64←6	64×64)	MSGR	Multiply Single Register (64←64×64)			
MSGF	Multiply Single (64←6	64×32)	MSGFR	Multiply Single Register (64←64×32)			
Exa	MH 5,=H'100' LH 1,N MSR 1,1 LG 1,=FD'12345678' MSG 1,=FD'12345678' LG 1,=FD'12345678'	C(GG1) = 289589	N ² 78 963907942				
	L 5,=F'23456789'	C(GR5) = 2345678	39 (32 BITS!)				

	Instruction Mnem Instruction							
Mnem	Instruction		Mnem	Instruction				
ML	Multiply Log	ical (32+32←32×32)	MLR	Multiply Logical Register (32+32←32×32)				
Mnem	Instruction		Mnem	Mnem Instruction				
		roducts of two 64-		Inem Instruction				
MLG		ical (64+64←64×64)	MLGR	Multiply Logical Register (64+64←64×64)				
	I							
• Exa *	amples: Logical mul L MLR	1,=F'-1'	c(GR1) = X') = 18446744065119617025 FFFFFFF = X'FFFFFFE 00000001'				

Di	vision Instructions 44
•	Dividing a 2n-digit dividend by an n-digit divisor may not produce an n-digit quotient:
	987*867 = 855729; 855729/123 = 6957, remainder 18
•	If the attempted quotient is too big for a register, or a divisor is zero. a Fixed Point Divide Interruption always occurs (it can't be masked off)
•	All binary division instructions require an even-odd register pair
	- Dividends occupy either an even-odd pair or an odd register
•	Quotient and remainder of a successful division:
	R ₁ R ₁ +1 Remainder Quotient
_	up. V. Sec. 18.5 System z Assembler Language ©IBM 2019





Mnem	ese instructions consider all op	Mnem	3	
DL	Divide Logical (32,32←32+32÷32)	DLR	Divide Logical Register (32,32-32+32+32)	
DLG	Divide Logical (64,64←64+64÷64)	DLGR	Divide Logical Register (64,64←64+64÷64)	
		GR1 to X	K ′00000000′	
*	DL 0,= $F'-1'$ Divi		cally by X'FFFFFFFF' 1 remainder = X'FFFFFFFE'	
	DL 0,= $F'-1'$ Divi	ient and	d remainder = X'FFFFFFFE'	

	Product length (bits)		32	32+32		64	64+64
Function	Operand 1 length		32	32	64		64
	Operand 2 length	16	32	32	32	64	64
A	rithmetic ×	МН	MS MSR	M MR	MSGF MSGFR	MSG MSGR	
	Logical ×			ML MLR			MLG MLGR
	Dividend lengt	h (bits)	32+32		64		64+64
Function	Divisor len	gth		32		64	
Tunction	Quotient & ren length	nainder	32	64		64	64
	Arithmetic ÷		D DR		DSG DSGI	٢	
	Logical ÷		DL DSGF				DLG DLGR

	usive OR n operate:		,	tween	corr	espo	nding	pairs	of bit	s:		
	AND	0	1		OR	0	1		XOR	0	1	
	0	0	0		0	0	1		0	0	1	
	1	0	1		1	1	1		1	1	0	
The	eighboring instructio rs (later!)	ns he	ere ope	erate	only	on re	gister	s;	trings	of b	ytes	


Ins	linuctions	WILLI 32-DI	t operands:				
Mnem	Instructio	n		Mnem	Instruction		
N, NY	AND (32)			NR	AND Register (32)		
0, 0Y	OR (32)			OR	OR Register (32)		
X, XY	Exclusive C	DR (32)		XR	Exclusive OR Register (32)		
OG	OR (64)			OGR	OR Register (64)		
Mnem	Instructio	n		Mnem	Instruction		
NG	AND (64)			NGR	AND Register (64)		
XG	Exclusive C	P (64)		XGR	Exclusive OR Register (64)		
	ch instruc	ction sets t	he Condition	Code	:		
Ead	Each instruction sets the Condition Code:						
Ead		Operation	CC setting				
Ead		Operation AND	0: all result bi				

Consider each operation, using identical operands:								
Operation	ANI	<u>)</u>	<u>0</u>	R	<u>xo</u>	R		
Instruction	NR	4,9	OR	4,9	XR	4,9		
c(GR4)	X' 0123	4567'	X' 012	34567'	X' 012	34567'		
c(GR9) Result		6521 ′ 4521′		96521′ B6567′				
Result	A 0121	-521		00307	A LUO	12070		
o see in mo ourth hexade <u>AND</u>							d, examine	the
3 0011	-	0011	-	0011				
<u>9 1001</u> 1 0001	<u>9</u> B	1001 1011		1001 1010				
1 0001	Б	1011	~	1010				


nteresting L	Jses	of Logical	Instructions		5
1. Exchange	e the	e contents of	two registers:		
0	XR	1,2	0		
		2,1			
	XR	1,2			
2. Turn off	the I	rightmost 1-b	it of a positive numb	er X:	
Y = X	AND (X—1)			
• Exampl	e:				
	L	0,=F ′6′	X in GRO	X ′00000006′	
	LR	1,0	Copy X to GR1		
	S NR	1,=F'1'	(X-1)	X' 00000005' X' 00000004'	
		1,0	(X-1) AND X	X 00000004	
3. Isolate th		5	of a word		
Y = X	AND (—X)			
 Exampl 	e:				
	L	0,=F' 12'	X in GRO	X'0000000C'	
	LCR	1,0	Copy -X to GR1	X'FFFFFF4'	
	NR	1,0	X AND (-X)	X ′00000004′	
hap. V, Sec. 19.6		Syst	em z Assembler Language	©	IBM 201


Chapter VI: Addressing, Immediate Operands, and Loops 1
This chapter describes three useful and important topics:
• Section 20 discusses ways the CPU can generate Effective Addresses, and how those addresses depend on the current addressing mode
• Section 21 introduces instructions with <i>immediate</i> operands, where one of the operands of the instruction is contained in the instruction itself
 Section 22 reviews instructions that help you manage loops: iterative execution of a block of instructions that perform some repeated action
Chap. V, Sec. 20-22 System z Assembler Language © IBM 2015

Se	ction 20: Address Generation and Addressing Modes
•	System z supports three types of address generation:
	 base-displacement with unsigned 12-bit displacements This was described in Section 5
	 base-displacement with signed 20-bit displacements relative-immediate.
•	and three addressing <i>modes</i> , which define the number of rightmost bits of an Effective Address that are actually used for addressing:
	At any given moment, only one of 24-, 31-, or 64-bit modes is active




Address Generation: Relative-Immediate Operands	4
• Relative-immediate instructions have two basic formats:	
OPCODE R1 OP R12	
OPCODE R1 OP R12	
• Address generation involves signed offsets:	
RI2 OPCODE, REGS SBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	
C SHIFT LEFT 1 BIT	
SIGN-EXTENDED + SBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB	
ADD TO ADDRESS OF THE INSTRUCTION ITSELF (NOT THE PSW'S IA!)	
EFFECTIVE ADDRESS	
- Addressing range is $\pm64\text{KB}$ (16-bit offset) or $\pm4\text{GB}$ (32-bit of	ffset)
Chap. VI, Sec. 20.1.3 System z Assembler Language	©IBM 2015





AMode24AMode31AMode64AModeLA LAYEffective Address in bits 40-63; zero in bits 32-39; bits 0-31 unchanged.Effective Address in bits 33-63; zero in bit 32; bits 0-31 unchanged.Effective Address in bits 0-31 unchanged.Effective Address in bits 0-31 unchanged.	Function	Instruction	Re	esult in R ₁ general regis	ter
AY Effective Address in bits 33-63; zero in bits 32-39; bits 0-31 unchanged. Effective Address in bits 0-63. Effective Address in bits 0-63.		Instruction	AMode = 24	AMode = 31	AMode = 64
LARL bits 0-31 unchanged. bits 0-31 unchanged.	Load Address (based)		bits 40-63;	bits 33-63;	
	Load Address (relative)	LARL			bits 0-63.

"Imme	ediate" opera	ands are	part of	the inst	ruction itself	
	ype was desc he other opera			? (more a	bout them in Section 23	3)
	RIL-types in			erand		
RI	PCODE R1 OP	12				
RIL	PCODE R1 OP		12			
Some	instructions	affect a	n entire	register	, some only parts:	
←	HIGH HALF GH HIGH HIGH	LOW LO	LOW HA DW HIGH	LF		
	нн н		LH	LL	64-BIT R ₁ GENERAL	
0	15 16	31 32	47 48	63	⊣ REGISTER 3	
- H =	High Half; H	L = High	Half's Lo	w Half, e	tc.	




Mnem	Instruction	Mnem	Instruction
LHI	Load Halfword Immediate (32←16)	LGHI	Load Halfword Immediate (64←16)
LGFI	Load Immediate (64←32)		
LLIHF	Load Logical Immediate (high) (64←32)	LLILF	Load Logical Immediate (low) (64←32)
LIHH	Load Logical Immediate (high high) (64←16)	LLIHL	Load Logical Immediate (high low) (64←16)
			Lood Looical Immediate
LILH	Load Logical Immediate (Iow high) (64←16)	LLILL	Load Logical Immediate (low low) (64←16)

Mnem	Instruction	Mnem	Instruction			
AHI	Add Halfword Immediate (32←16)	AGHI	Add Halfword Immediate (64←16)			
AFI	Add Immediate (32)	AGFI	Add Immediate (64←32)			
ALFI	Add Logical Immediate (32)	ALGFI	Add Logical Immediate (64←32)			
SLFI	Subtract Logical Immediate (32) SLGFI Subtract Logical Immediate (64-32)					
	thmetic and logical compare in Instruction Compare Halfword Immediate (32-16)	nstructio Мпет сані	DNS: Instruction Compare Halfword Immediate (64←16)			
Mnem	Instruction Compare Halfword Immediate (32←16)	Mnem	Instruction Compare Halfword Immediate (64←16)			
Mnem CHI	Instruction	Mnem CGHI	Instruction			
Mnem CHI CFI CLFI	Instruction Compare Halfword Immediate (32←16) Compare Immediate (32)	Mnem CGHI CGFI CLGFI	Instruction Compare Halfword Immediate (64←16) Compare Immediate (64←32) Compare Logical Immediate (64←32)			


Inem	Instruction	Mnem	Instruction
NIHF	AND Immediate (high) (64←32)	NILF	AND Immediate (low) (64←32)
NIHH	AND Immediate (high high) (64←16)	NIHL	AND Immediate (high low) (64←16)
NILH	AND Immediate (low high) (64←16)	NILL	AND Immediate (low low) (64←16)
OIHF	OR Immediate (high) (64←32)	OILF	OR Immediate (Iow) (64←32)
нніс	OR Immediate (high high) (64←16)	OIHL	OR Immediate (high low) (64←16)
DILH	OR Immediate (low high) (64←16)	OILL	OR Immediate (low low) (64←16)
XIHF	XOR Immediate (high) (64←32)	XILF	XOR Immediate (low) (64←32)

	Operand 1	32	? bits	64	64 bits	
Operation	Operand 2	16 bits	32 bits	16 bits	32 bits	
Arithmetic Add/Subtract		AHI	AFI	AGHI	AGFI	
Logical Add/Subtract			ALFI SLFI		ALGFI SLGFI	
Arithmetic	c Compare	CHI	CFI	CGHI	CGFI	
Logical	Compare		CLFI		CLGFI	
Mul	tiply	MHI		MGHI		





Branch Relative on Condition Instructions 15
• The BRC and BRCL instructions have these formats:
A7 M1 4 RI2
- The branch target can be as far away as -65536 and $+65534$ bytes
CO M1 4 RI2
 The branch target can be more than 4 billion bytes away from the branch instruction, in either direction
This means the offset of the branch target can be more than 4 billion bytes away from the RIL-type instruction, in either direction
 The greatest advantage of these branch instructions is that no base register is needed for addressing instructions
• Their extended mnemonics are described on slide 16
Chap. VI, Sec. 22.1 System z Assembler Language ©IBM 2015

forb - To	ased bra distingui	anch instru sh them fror	ctions to m based br	"BRC" an anches, di	dding the same suffixes as d "BRCL" fferent prefixes are sometimes g"). For example:
RI Mnem	ionic	RIL Mner	nonic	Mask	Meaning
BRC	JC	BRCL	JLC	Μ1	Conditional Branch
BRU	J	BRUL	JLU	15	Unconditional Branch
BRNO	JNO	BRNOL	JLNO	14	Branch if No Overflow
BRNH	JNH	BRNHL	JLNH	13	Branch if Not High
BRNP	JNP	BRNPL	JLNP	13	Branch if Not Plus
BRNL	JNL	BRNLL	JLNL	11	Branch if Not Low
BRNM	JNM	BRNML	JLNM	11	Branch if Not Minus
BRE	JE	BREL	JLE	8	Branch if Equal
:	:	:	:	:	
BRP	JP	BRPL	JLP	2	Branch if Plus
BRO	10	BROL	JLO	1	Branch if Overflow



Branc	h on Cou	Int Instructio	ns			18
Cou	Int-contro	lled loops are	easily m	anage	d with these instructions	
Mnem	Instruction	l		Mnem	Instruction	
вст	Branch on	Count (32)		BCTR	Branch on Count Register (32)	
BCTG	Branch on	Count (64)	E	BCTGR	Branch on Count Register (64)	
BRCT, JCT	Branch Rel	ative on Count (32	2)	BRCTG, JCTG	Branch Relative on Count (64)	
3.	If the resu instruction If the resu	lt is zero, do no It is zero, brano	ot branch; ch to the in	fall thro nstructic	ro, do nothing more ugh to the next sequential on at the Effective Address n reverse order)	
Rep	XR LA Deat AR BCT ST	0,0 1,10 0,1 1,Repeat 0,Sum	Number Add a Reduce	value to counter	the sum ues to add o the sum r by 1, repeat if nonzero ult for display	
					are ren arepray	







For	all the	"Brand	ch on Index" i	nstructions:
	1 ·			e increment is in $R_{\rm 3}$, and the comparan ler bit forced to 1)
Exa	mples			
1.	Add the	numbe	rs in a table wit	h a two-instruction loop
	Add	Α	0,0 1,1 2,3,=F'4,36' 0,Table(1) 1,2,Add	Add an integer from the table
	Table	 DC	F '1,2,3,4,5,6,7	,8,9,10'
2.	Another	way to	do the same, a	dding successive index values
	Add	AR	2,3,=F'1,10'	Clear sum to zero Initialize "index" to 1 Initialize increment and comparand Add "index" to sum Repeat 10 times

amples Us	sing B	ХН		2
Examples			g from "bottom to top" ith a two-instruction loop	
Add	SR LHI A BXH	3,=F'-4' 0,Table(1)	Clear sum to zero Initialize index to 36 (last element) Identical increment and comparand Add an element of the table Decrease index, compare to -4	
Table	DC	F' 3,1,4,1,5,9,	2,6,5,89'	
2. Calcula	te a tab	le of cubes of	the first 10 integers	
Mult	LA LA LHI MR MR ST BCTR	1,7 0,7 0,7 1,Cube(4)	Initial value of N is 10 Initial index = 36 Increment and comparand are -4 N N squared N cubed Store in table Decrease N by 1	
	BXH	4,5,Mult	Count down and loop	
ap. VI, Sec. 22.8			Assembler Language ©IBM	

Specialized Us	ses c	of BXLE and B	КН	23
• BXH and BX	LE c	an do some inte	resting things. Three examples:	
1. Branch to	XXX	if c(GR4) is \leq 0		
	XR BXLE	9,9 4,9,XXX	Set GR9 to zero Branch to XXX if c(GR4) is <= O	
and!				
	XR BXH	9,9 4,9,YYY	Set GR9 to zero Branch to YYY if c(GR4) is > O	
2. If c(GR2)	> 0, I	oranch to XXX afte	r adding 1 to c(GR2)	
	LHI BXH	7,1 2,7,XXX	Initialize GR7 to +1 Increment c(GR2), branch to XXX	
3. If c(GR4) doesn't o			(GR5) by 1 and branch to ZZZ if the	e sum
	BXH	5,4,ZZZ		
Chap. VI, Sec. 22.9		System z Ass	embler Language 🧯	©IBM 2015

hese instructions are describe	d in Section 22:	
Operation	Relative-Imme	diate Operand Length
Operation	16 bits	32 bits
Branch on Condition (Relative)	BCR	BCRL
On exettion	Regi	ster Length
Operation	32 bits	64 bits
Branch on Count (Register)	BCTR	BCTGR
Branch on Count (Indexed)	BCT	BCTG
Branch on Count (Relative)	BRCT	BRCTG
Branch on Index	BXH BXLE	BXHG BXLEG
Branch on Index (Relative)	BRXH BRXLE	BRXHG BRXLG





nd 1 OR I ₂ Yes	Operand 1 ← I ₂ Operand 1 ← Oper Operand 1 ← Oper	MVI, MVIY NI, NIY		Move		
$\frac{1}{10R} \frac{1}{12} \frac{1}{2}$				Move		
2	Operand 1 - Oper	INI, INI I		AND		
d 1 XOR I2 Yes	operanu I 🖣 oper	OI, OIY		OR		
	Operand 1 🔶 Oper	XI, XIY		XOR		
to I ₂ Yes	Operand 1 Compare	CLI, CLIY		Compare		
Operand 1 Yes	TM, TMY Test Selected Bits of Operand 1			Test Under Mask		
nats.				opcode		
	_					
	DH opcode	DL	I ₂ B ₁	opcode		
nats	SI- and SIY-type fo					

Mnem	Instructio	'n		Mnem	Instruction		
MVI	Move Imm	rediate		MVIY	Move Immediate		
	mples: MVI MVI MVI	MVI X,O Set MVI X,255 Set			the byte at X to all O-bits the byte at X to all 1-bits re EBCDIC blank at X		
	MVI MVI	FlagByte,0 CrrgCtrl,C'1'			bits to zero age control for new page		

Mnem	Instr	uction			Mnem	Instruction		
NI	AND	Immedia	ate		NIY	AND Immediate		
01	OR Ir	nmediat	е		OIY	OR Immediate		
XI	XOR	Immedia	ate		XIY	XOR Immediate		
	Ī	AN	-	0: all result	bits are zer	0		
		AN O XC	R	0: all result 1: result bit		-		
(a)		0	R)R X,0		Same as 'N	-		
(a) (b)		NI	X,0 X,255	1: result bit	s are not all Same as 'N Sets bit 6 Same as 'N	zero IVI X,0' except CC set to 0		
(b) (c)	owerA	NI NI OI OI OI	X,0 X,8'1 X,255 X,8'00 Lower	1: result bit	Same as 'M Sets bit 6 Same as 'M Sets bit 6 Sets bit 6 c(LowerA)	Zero MVI X,0' except CC set to 0 5 at X to 0 MVI X,255' except CC set to 1		

Mnem	Instruction				Mnem	Instruction
CLI	Compare Im	mediate			CLIY	Compare Immediate
The	e first oper	rand is	compa	red logi	cally t	o the second, to set the CC:
		С	с	I	ndicatio	on
)	Op	erand 1	= 12
			I	Op	erand 1	< 1 ₂
		:	2	Op	erand 1	> I ₂
Not	e: The firs	•		•		emory at the Effective Address
	CLI	=C'A', 1	(′ C1′	= 00	0: c	$(0perand 1) = I_2$ $(0perand 1) = I_2$
	CLI					(Operand 1) = I_2 (Operand 1) = I_2
						(Operand 1) < I_2
	CLI	=C' A'.2	50	CC =	1: c	$(0 \text{ perand } 1) < I_{\circ}$
	CLI	=C' X',	C′X′−1	CC =	2: c	(Operand 1) > I_2
	T I D	=X'1'	('0'	CC =	2: c	(Operand 1) > I_2


Mnem	Instruction		Mnem	Mnem Instruction			
ТΜ	Test Under	Mask	TMY	TMY Test Under Mask			
	of the fire	st operand will	2 .	ndicate which correspo e CC shows the resul	-		
	CC Indication						
	0	Bits examined are all zero, or mask is zero					
	1	Bits examined are mixed zero and one					
	3	Bits examined are	are all one				
	ТМ ЈО	Num,X'80' Minus	Test leftmost bit of a number Branch if a 1-bit, it's negative				
	ТМ	Num+L'Num—1,1	Test rightmo	ost bit of a number			
	JZ	Even	Branch if lo	ow-order bit is zero			
	ТМ	BB,255	Test all eight bits				

Bit	t Data				8
•			<i>name</i> bit-data it techniques:	ems than to use bit numbers or b	it masks
		01	Person_X,128	Person has retired [Poor method]	
	or	01	Person_X,Bit1	Person has retired [Poor method]	
	Better te	chni	que: name each	flag bit separately	
	Retired FullTime PartTime Exempt Hourly	Equ Equ Equ	X'40' X'20' X'10' X'08' X'04'	Retired status flag bit Full time worker status flag bit Part time worker status flag bit Exempt employee status flag bit Hourly employee status flag bit	
			etc.		
		01	Person_X,Retired	Person has retired [Better Method]	
Cha	p. VII, Sec. 23	.6	System	z Assembler Language	©1BM 201


Rememb	ber: b	it names ar	e numbe	rs, not	addre	sses!	
• Example	ofa	problem: De	efine a b	it in eac	h of t	two bytes:	
Flag1 BitO	DS Equ	X X'80'		Flag2 Bit1	DS Equ	X X ′40′	
Normally	y we	would write	somethi	ng like			
	01	Flag1,Bit0			01	Flag2,Bit1	
• But we	could	accidentally	y write (v	vithout	assen	nbler error!)	
	01	Flag2,Bit0			01	Flag1,Bit1	
• One way	y to a	ssociate sp	ecific bit	s with t	heir "	owning" bytes:	
	•	*,X'20' *,X'10'	Assign a For e		and le	ength attribute	
	DS	X	Now defin	ne the (u	nnamed)	owning byte	
		oit using its firmly attach			•	h attribute; then	each
	тм	Fulltime,L′Fu	ulltime	[Best!]			


	ruction M	ounit			1(
Y	You may se	e (or	be tempted to v	write) self-modifying programs	
	1. Skip son	ne stat	ements after they	re executed once	
	NOP	NOP OI	SkipIt NOP+1,X'FO'	Fall through first time here Change NOP to unconditional brand	ch
	SkipIt	DC	OH	Continue execution here	
	2. Alternati	ng bet	ween branching o	r not	
	Switch	XI BC	- Switch+1,X'FO' 15,SomeWhereElse	Alternate branch masks at 'Switch Mask = 0, 15, 0, 15,	ı′
Т	his is a po	or pr	actice:		
	1. Serious	negati	ve impact on perfo	ormance	
	2. The prog	gram c	an't be shared in	memory	
	3. You may	not b	e debugging the p	rogram in the listing	
A	Advice: use	a bit	flag in a data a	rea	
	VII, Sec. 23.9		System 7 Ass	embler Language	©1BM 201

12-bit displacement20-bit displacement2Move ImmediateMVIMVIYIAND ImmediateNINIYIOR Immediate0I0IYI	Function	Operand 1			
AND Immediate NI NIY OR Immediate 0I 0IY	1 direction	12-bit displacement	20-bit displacement	2	
OR Immediate OI OIY I	ve Immediate	MVI	MVIY	I ₂	
	D Immediate	NI	NIY	l ₂	
XOR Immediate XI XIY I	lmmediate	01	OIY	I ₂	
	R Immediate	XI	XIY	I ₂	
Compare CLI CLIY I		CLI	CLIY	I ₂	
Test Under Mask TM TMY I	t Under Mask	ТМ	ТМҮ	I ₂	




wnem	Instruction		Mnem	Instruction
MVC	Move [Characters]		MVCIN	Move [Characters] Inverse
NC	AND [Characters]		OC	OR [Characters]
XC	XOR [Characters]		CLC	Compare Logical [Characters]
TR	R Translate		TRT	Translate and Test
TRTR	Translate and Test Reverse			
орсо	de <u>L</u> B ₁	D_1	B ₂	D2
	de <u>L</u> B ₁			
		uction		






Implied Lengths 1					
If you don't spe	cify length N , the asser	nbler assigns an <i>im</i>	plied length		
	Implied Leng	th			
	\$1,\$2				
	D ₁ (,B ₁),S ₂				
	S ₁ ,D ₂ (B ₂)				
	D ₁ (,B ₁),D ₂ (B	$D_1(,B_1),D_2(B_2)$			
1 0		v many bytes are ir s from BB to AA	nvolved		
MVC AA Summary of exp	A,BB Move L'AA byte	s from BB to AA			
MVC AA Summary of exp First operand form	BB Move L'AA byte blicit/implied addresses Address specification	s from BB to AA and lengths Length Expression	Length used		
MVC AA Summary of exp First operand form S ₁	A,BB Move L'AA byte Dicit/implied addresses Address specification implied	s from BB to AA and lengths Length Expression implied	Length used		
MVC AA Summary of exp First operand form	BB Move L'AA byte blicit/implied addresses Address specification	s from BB to AA and lengths Length Expression	Length used		
MVC AA Summary of exp First operand form S ₁	A,BB Move L'AA byte Dicit/implied addresses Address specification implied	s from BB to AA and lengths Length Expression implied	Length used		
$\begin{array}{c} \text{MVC} \text{AA}\\ \text{Summary of exp}\\ \hline \text{First operand form}\\ \hline S_1\\ \hline S_1(\text{N}) \end{array}$	Address specification implied implied	s from BB to AA and lengths Length Expression implied explicit	Length used		



Mnem	Instru	ction		Mnem	Instruction
MVC	Move	[Chara	acters]	MVCIN	Move [Characters] Inverse
	ese in: amples		tions move 1-256 b MVC	ytes (0 ≤	≤ L ≤ 255)
		MVC MVC	AA(23),BB Mo	•	s from BB to AA tes from BB to AA
					e blank to Line anks to fill 121 bytes
		MVC MVC			es left 2 positions two bytes at Str by spaces
					s moved in reverse order to of the rightmost byte
		MVCIN	RevData,Data+L'Data-1	Move re	versed from Data to Revdata
		DC	C '12345'	Source	

	tructions per	structions form a logical operation between o second operands, and set the CC:	19 corresponding
	Operation	CC setting]
	AND OR XOR	0: all result bits are zero1: result bits are not all zero	
N	nch to Zifth IC W,W IZ Z	e word at W is zero: AND each byte to itself Branch if all bytes are zero	
(toZifthe W,W ZZ	word at W is zero: OR each byte to itself Branch if all bytes are zero	
• XOR: set	the at W to z	zero:	
>	C W,W	XOR each byte with itself	
Chap. VII, Sec. 24.7		System z Assembler Language	©IBM 2015

The CLC Ir	nstructi	ion		20
			e strings as unsigned 8-bit int e comparison	egers
		СС	Indication	
		0	Operand 1 = Operand 2	
		1	Operand 1 < Operand 2	
		2	Operand 1 > Operand 2	
• Example:	CLC LINI JE ALLI CLC =CL	120 byt E(120),=CL12 BLANK 120' ',LINE BLANK	BRANCH IF EQUAL	nch to AllBlank
	le: Comp or ABEqua		non-negative words at A and B, a dingly	and branch to AHigh,
	CLC A,B JH AHI(JL ALO) J ABE(SH I	COMPARE TWO NON-NEGATIVE INTEGERS BRANCH IF C(A) < C(B) BRANCH IF C(A) < C(B) BRANCH IF C(A) = C(B)	
Chap. VII, Sec. 24	.8		System z Assembler Language	©IBM 2015




	The value of an "argument" byte is the offset to a "function" byte
_	
	If the function byte is zero, continue. Otherwise:
	1. Put the function byte in the rightmost byte of GR1
	2. Put the address of the argument byte in GR2, and stop scanning
	3. Set the Condition Code:
СС	Meaning
0	All accessed function bytes were zero.
1	A nonzero function byte was accessed before the last argument byte was reached.
2	The nonzero function byte accessed corresponds to the last argument byte.
• Exa	ample: scan the table at Data for numeric characters TRT Data.NumTable Scan Data for numeric characters

Mnem	Instruction	Mnem	Instruction	
EX	Execute	EXRL	Execute Relative Long	
1.	Save the ${\rm R}_{\rm 1}$ digit of the Execute in	structio	n	
Put the instruction at the Effective Address in the Instruction Register place of the Execute instruction				
	- The Instruction Address (IA) in the F	PSW rem	ains unchanged	
3. If the instruction in IR is an Execute, cause a program interruption				
4.	 If the R₁ digit is nonzero, OR the rightmost digit of GR R₁ into the second byte of the IR 			
5.	Execute the instruction in the IR			
Any	CC settings are due to the ex	ecuted	instruction	
The	R ₁ digit is nonzero for almost	all use	s of Execute instructions	

The Exect	ute In	structions (2)	24
		9 respectively 9,0	ge to Line whose address and length Reduce length N in GR9 by 1 (L=N-1) Move the message text to Line	are in
MoveMsg	MVC	- Line(*-*),0(8)	Move text at GR8 address to Line	
betweer	n 0 an		Mask contains an integer whose value s the mask digit of a BC instruction	e lies
NotMet	L SLL EX	-,	Get mask value Position correctly for use as M ₁ Execute the BC Fall through if condition not met	
BCInst - Note instru	that if		BC with mask of 0 dition is met, control will be taken from the	EX
Chap. VII, Sec. 2	24.11	Syst	em z Assembler Language	©IBM 2015

Function	Instruction	Data is Processed	CC Set
Move	MVC MVCIN	Left to right Right to left	No
AND	NC	Left to right	Yes
OR	00	Left to right	Yes
XOR	0C	Left to right	Yes
Compare	CLC	Left to right	Yes
Translate	TR	Left to right	No
Translate and Test	TRT	Left to right	Yes
Translate and Test Reverse	TRTR	Right to left	Yes
Execute	EX EXRL	_	Depend on targ



Mnem	Instruction	Mnem	Instruction
MVCL	Move Long	CLCL	Compare Logical Long
	MVCL R ₁ , R ₂ and	CLCL R ₁ , R ₂	
	instructions use Meth ster pairs	od "A" when int	terrupted, and two even-odd
– Tł	ne even-numbered registe ne odd-numbered register ne operands may have dit	holds the true op	nd address erand length (0-2 ²⁴ -1 bytes)
The	high-order byte of R ₂ +	1 holds a <i>pad</i> b	yte
All fo	our registers may be u	pdated by the i	nstructions
Both	instructions set the C	С	
			ructuve overlap is possible: er data has been moved into it

The N	AVCL Instruction 28
1. 2. 3.	nceptually, MVCL works like this: As each byte is moved addresses are incremented, lengths decremented If both lengths=0 at the same time, set CC=0 If the target length $c(R_1+1)$ is 0 before the source length $c(R_2+1)$, set CC=1 If the source length $c(R_2+1)$ is 0 before the target length $c(R_1+1)$, use the pad character as source data until the target length is 0; set CC=2
сс	Meaning
0	Operand 1 length = Operand 2 length
1	Operand 1 length < Operand 2 length; part of Operand 2 not moved
2	Operand 1 length > Operand 2 length; Operand 1 was padded
3	Destructive Overlap, no data movement
Ex	ample: Set 2400 bytes at Field to zerosLA0,FieldC(R_1) = Target addressLHI1,2400C(R_1+1) = Target lengthSR3,3C(R_2+1) = Source length = 0; pad = X'00'No source address is required if source length is zeroMVCL0,2Move X'00' pad bytes to target Field
	, Sec. 25.1.1 System z Assembler Language ©IBM 201

 Concept 	ually,	CLCL works like this:	
1. Com	pare p	airs of bytes; decrement addresses, increment length	IS
2. If bo	th len	gths=0 at the same time, set CC=0	
		ality is found, $\rm R_{1}$ and $\rm R_{2}$ contain the addresses of the CC=1 or CC=2	unequal
4. If eit	her lei	ngth is 0, compare bytes from the longer operand to t	he pad byt
	cc	Meaning	
	0	Operand 1 = Operand 2, or both lengths 0	
	1	First Operand low	
	2	First Operand high	
 Example 	e: Brai	nch to Cleared if the 2400 bytes at Field are ze 0,Field $c(R_1) = Target address$	eros

Mnem	n Instruction			Mnem	Instruction			
MVCLE Move Long Extended				CLCLE	Compare Logi	cal Long Extende	d	
MVC	LE and C	LCLE	gener	alize MV0	CL and	CLCL. Their	form:	
opcod	e R ₁	R ₃	B ₂	DL	-2	DH ₂	opcode	
addr - Th	esses an ne low-orde	d leng er byte	ths de of ope	epend on erand 2 is i	address the pad o	•	t an address!)	
addr - Th - Th ac	esses an ne low-orde ne odd-nun Idressing r	d leng er byte nbered node) v	ths de of ope registe /s. 24-	epend on erand 2 is ers hold 32 bit lengths	address the pad o 2- or 64-b	sing mode character (<i>not</i> pit lengths (de	t an address!)	
addr - Th - Th ac	esses an ne low-orde ne odd-nun Idressing r embler La	d leng er byte nbered node) v nguag	ths de of ope registe /s. 24-l le syn	epend on erand 2 is ers hold 32 bit lengths tax	address the pad o 2- or 64-b for MVC	sing mode character (<i>not</i> bit lengths (de L/CLCL	f an address!) epending on	
addr - Th - Th ac	esses an ne low-orde ne odd-nun Idressing r embler La mnemo	d leng er byte nbered node) v	ths de of ope registe /s. 24-l le syn	epend on erand 2 is ers hold 32 bit lengths tax	address the pad o 2- or 64-b for MVC	sing mode character (<i>not</i> pit lengths (de	f an address!) epending on	

The M	IVCLE Instruction 31
1. 2. 3.	nceptually, MVCLE works like this: As each byte is moved, increment addresses, decrement lengths If both lengths=0 at the same time, set CC=0 If the target length $c(R_1+1)$ is 0 before the source length $c(R_3+1)$, set CC=1 If the source length $c(R_3+1)$ is 0 before the target length $c(R_1+1)$, use the pad character as source data until the target length is 0; set CC=2
СС	Meaning
0	Operand 1 length = Operand 2 length
1	Operand 1 length < Operand 2 length; part of operand 2 not moved
2	Operand 1 length > Operand 2 length; operand 1 was padded
3	CPU wants to rest; branch back to the MVCLE
• Ex	ample: set 2400 bytes at Field to zerosLA0,Fieldc(R1) = Target addressLHI1,2400c(R1+1) = Target lengthSR3,3c(R3+1) = Source length = 0SR5,5c(R5) = Pad byte = X'00'No source address is required if source length is zero
	MVCLE 0.2.0(5) Move pad bytes to target Field
Chap. VI	, Sec. 25.2.1 System z Assembler Language © IBM 2015

he C	LCLE Instruction	3
Со	nceptually, CLCLE works like this:	
	Compare pairs of bytes; decrement addresses, increment lengths If both lengths=0 at the same time, set CC=0	
	At inequality, $\rm R_1$ and $\rm R_3$ address the unequal bytes; set CC=1 or CC=2 If a length is 0, compare bytes from the longer operand to the pad byte	
сс	Meaning	
0	Operand 1 = Operand 2, or both 0 length	
1	First operand low	
2	First operand high	
3	No inequality found thus far; operands are not exhausted	
Exa	umple: branch to Cleared if the 2400 bytes at Field are zeros LA 0,Field c(R,) = Target address	
*	LHI 1,2400 $c(R_1^++1) = Target length$ SR 3,3 $c(R_2+1) = Source length = 0$ SR 5,5 Set pad character to X'00' No source address is required if source length is zero CLCLE 0,2,0(5) Compare target Field bytes to X'00' JE Cleared Branch if the Field was all zeros	

- W	e sometimes use a bold-italic " n "	to repres	sent a null byte
CStr	ing DC C'A C-string.', X'O'	Generate	s 'A C-string. <i>n</i> '
hes	e four instructions simplify we	orking w	ith C-strings:
Mnem	Instruction	Mnem	Instruction
MVST	Move String	CLST	Compare Logical String
SRST	Search String	TRE	Translate Extended
	h has Assembler Language sy mnemonic R 1, R 2		
Each of G - Th Each	8 8 9	"test" ch erruption	

R0 is zei ne start d	roed; the test cha	racter is placed in its rightmost byte					
		ST searches a string of bytes for a match of the test character GR0 is zeroed; the test character is placed in its rightmost byte The start of the string is placed in R_2 One byte past the end of the string is placed in R_1 (to limit the search) ndition Code settings:					
leaning							
est charac	ter found; R ₁ points	to it					
est charac	ter not found before	the byte addressed by R ₁	-				
artial sea	rch with no match; F	R ₁ unchanged, R ₂ points to next byte to process					
Jsually, SRST is faster searching for single characters than a CLI loop RT mple: Search a byte string at Expr for a left parenthesis							
LHI	0,C'('	Test character					
	Teaning fest charact artial sear ually, SR T ple: Sear LHI LA LA	leaning feest character found; R ₁ points feest character not found before fartial search with no match; F ually, SRST is faster searc T ple: Search a byte strin LHI 0,C'(' LA 4,Expr	Iteaning iest character found; R1 points to it iest character not found before the byte addressed by R1 iartial search with no match; R1 unchanged, R2 points to next byte to process ually, SRST is faster searching for single characters than a CLI loop of T ple: Search a byte string at Expr for a left parenthesis LHI 0,C'(' Test character LA 4,Expr Start of string LA 8,Expr+L'Expr				


Move S	String Ins	struction		35	
1. (2. 1 3. 1	ST moves a C-string, including the test character GR0 is zeroed; the test character is placed in its rightmost byte The target-string address is placed in R_1 The source-string address is placed in R_2 e Condition Code settings are:				
cc	Meaning				
1	Entire sec	ond operand m	noved; R ₁ points to end of first operand		
3	Incomplet	e move; R ₁ and	d R ₂ point to next bytes to process		
• Exar	nple: Mov Xr LA LA MVST	0,0 7,There 1,Here	g from Here to There Test character is a null byte Target address Source address Move from Here to There	2	
• For v faste	, ,	strings with	n known lengths, MVCL or MV(CLE may be	
Chap. VII, S	05 5	c	ystem z Assembler Language	© IBM 201	


Co	mparison stops when a	ngs terminated with the <i>same</i> stop charact an inequality is detected, or the end of an	er
ope	erand is reached		
As	shorter operand is alw	ays considered "low" compared to the lor	iger
Co	ndition Code settings:		
сс	Meaning		
0	Entire operands are equal;	R ₁ and R ₂ unchanged	
1	First operand low; R ₁ and	R ₂ point to last bytes processed	
2	First operand high; R ₁ and	R2 point to last bytes processed	
3	Operands equal so far; R ₁	and R ₂ point to next bytes to process	
Exa	ample: Compare the C SR 0,0 LA 3,Before LA 6,After CLST 3,6	-strings at Before and After Compare null-terminated C-strings Address of first operand string Address of second operand string Compare the two strings	


ΤF	RE is similar to TR, but more flexible:
1	. Translated string address is the ${\rm R}_1$ operand, translate table address is the ${\rm R}_2$ operand
	- The string length is in (odd register) ${\sf R}_1{+}1$
2	. GR0 is zeroed; the test character is placed in its rightmost byte
	. TRE stops when (a) all bytes are translated, or (b) a source byte (which is <i>not</i> translated) matches the stop character
3	
3	not translated) matches the stop character
3 Co	not translated) matches the stop character ondition Code settings:
3 Cc cc	not translated) matches the stop character ondition Code settings: Meaning


om	pare Until Substring Equal Instruction (*) 38
	JSE searches for common substrings of a specified length e matching substrings must be at the <i>same</i> offset in both strings
	ABCDEFG' and 'QRSDEFT' — matching strings at offset 3: lengths 1, 2, or 3 ABC' and 'BCD**' — if pad='*', matching substring at offset 3: length 2
	Operand addresses are in even-numbered registers R_1 and R_2 ; Operand
2. Co	lengths are in corresponding odd-numbered registers \dot{R}_1 +1 and \dot{R}_2 +1 The rightmost bytes of GR0 and GR1 contain the desired substring length and the padding byte, respectively indition Code settings:
2. Co cc	lengths are in corresponding odd-numbered registers \dot{R}_1 +1 and \dot{R}_2 +1 The rightmost bytes of GR0 and GR1 contain the desired substring length and the padding byte, respectively indition Code settings: Meaning
2. Co	lengths are in corresponding odd-numbered registers \dot{R}_1 +1 and \dot{R}_2 +1 The rightmost bytes of GR0 and GR1 contain the desired substring length and the padding byte, respectively indition Code settings:
2. Co cc	lengths are in corresponding odd-numbered registers R_1 +1 and R_2 +1 The rightmost bytes of GR0 and GR1 contain the desired substring length and the padding byte, respectively indition Code settings: Meaning Equal substrings found; R_1 , R_2 , and lengths updated; or, the substring length is 0, and
2. Cc <u>cc</u>	lengths are in corresponding odd-numbered registers R_1 +1 and R_2 +1 The rightmost bytes of GR0 and GR1 contain the desired substring length and the padding byte, respectively indition Code settings: Meaning Equal substrings found; R_1 , R_2 , and lengths updated; or, the substring length is 0, and R_1 , R_2 are unchanged Ended at longer operand, last bytes were equal (allows continuing search for further


Function	Length control	End-char control
Move	MVCL MVCLE	MVST
Compare	CLCL CLCLE CUSE	CLST
Search		SRST
Translate		TRE
	ms scanning or movin	gs: if the terminating null b ng such strings may "proce













Ur	nicode	45
•	 All Unicode characters can have any of 3 formats: UTF-8: an encoding is 1-4 bytes long UTF-16: most characters are 2 bytes long; some are 2 2-byte pairs UTF-32: all characters are 4 bytes long 	
•	Instructions can convert any encoding to any other	
•	UTF-16 is most widely used; notation is U+nnnn where "nnnn" is 4 he digits	x
	 The encoding of U+nnnn is X'nnnn' 	
	 ASCII encodings have values from U+0000 to U+00FF 	
	 Encodings U+0000 - U+FFFF are known as the "Basic Multilingual Plane" 	
•	Unicode constants are written with type extension U, and generate UTF-16 characters:	
	DC CU'Unicode ' Generates X'0055006E00690063 006F006400650020'	
Cha	p. VII, Sec. 26.5 System z Assembler Language ©IBM	2015

•••	String search, compare, and	d move instruct	roups: ions	
Mnem	Instruction	Mnem	Instruction	
SRSTU	Search String Unicode	CLCLU	Compare Logical Long Unicode	
MVCLU	Move Long Unicode			
Mnem TROO	Instruction Translate One to One	Mnem TROT	Instruction Translate One to Two	
TRTO	Translate Two to One	TRTT	Translate Two to Two	
3.	Format conversion instructi	ONS Mnem	Instruction	
Mnem	Instruction			
Mnem CU12, CUTFU	Instruction Convert UTF-8 to UTF-16	CU14	Convert UTF-8 to UTF-32	
CU12,		CU14 CU24	Convert UTF-8 to UTF-32 Convert UTF-16 to UTF-32	





• So	metin	nes need to translate to, from, or among Unicode encodings
• Fou	ur ins	structions:
TR	00:	Translate One to One (like TR but much more flexible)
TR	от:	Convert single-byte data to double-byte (e.g. EBCDIC or ASC to Unicode)
TR	то:	Convert couble-byte data to single-byte (e.g. Unicode to EBCDIC or ASCII)
TR	TT:	Convert among double-byte data formats to Unicode)
• All	four	instructions have an optional M_3 operand TRxx $R_1, R_2[, M_3]$
• Us	es ar	en't limited to character data!

	-16, and UTF-32 TF-8 format is complex; used only	for net	vork transmission
	instructions for conversion am		
Mnem	Instruction	Mnem	Instruction
CU12, CUTFU	Convert UTF-8 to UTF-16	CU14	Convert UTF-8 to UTF-32
CU21, CUUTF	Convert UTF-16 to UTF-8	CU24	Convert UTF-16 to UTF-32
CU41	Convert UTF-32 to UTF-8	CU42	Convert UTF-32 to UTF-16
Ope	rand formats: CUxx R ₁ ,R ₂ [,M ₃] For CU12, CU CUxx R ₁ ,R ₂ For CU41, CU		CU24
– In	itial implementations (CUTFU, CU	UTF) dia	d no "well-formedness" tests
	itial implementations (CUTFU, CU M ₃ =1, invalid operand data sets		d no "well-formedness" tests

	ch instruction uses an optional operand to create six "additional" tructions with a single opcode	
• Op	erand format:	
	Mnemonic $R_1, R_2[, M_3]$ M_3 bits are B'AFLO'	
• M ₃	mask bits:	
A	0: Argument characters are 1 byte 1: Argument characters are 2 bytes	
F	0: Function codes are 1 byte 1: Function codes are 2 bytes	
L	0: Full range of argument and function codes allowed 1: Argument > 255 means function code assumed to be zero	
• Ma	sk bits provide greate flexibility	
-	But not all 9 A-F-L combinations are meaningful	


Byte R	eversal and Workstation Da	ta	52
• Supp	oose a 32-bit integer X'123456	78′ star	ts at address X'2400'.
	12 34 56 78 IBM System	z ("Big	-Endian")
24	↑		
• On s	ome processors (e.g. Intel) it'	s storec	l like this:
	78 56 34 12 Some works	tations (("Little-Endian")
24	↑		
Mnem	Instruction	Mnem	Instruction
LRV	Load Reversed (32)	LRVR	Load Register Reversed (32)
LRVG	Load Reversed (64)	LRVGR	Load Register Reversed (64)
LRVH	Load Halfword Reversed (16)	STRVH	Store Halfword Reversed (16)
STRV	Store Reversed (32)	STRVG	Store Reversed (64)
Chap. VII, S	Sec. 26.8 System z Asser	mbler Langı	uage ©IBM 2015

Chapter VIII: Zoned/Packed Decimal Data and Operations	1
This chapter explores the the zoned and packed decimal represent and operations on them	tations
• Section 27 describes the zoned and packed representations in a and instructions to convert between them	detail,
• Section 28 investigates the operations of packed decimal comp addition and subtraction, multiplication, and division to prepare instructions in Section 29	
 Section 29 discusses the instructions that test, move, compare, and do arithmetic operations on packed decimal operands Scaled arithmetic for values with fractional parts is discussed in Sec 29.10 	
 Section 30 examines techniques and instructions for converting binary, packed decimal, and character formats 	among
Chap. VIII, Sec. 27-30 System z Assembler Language	©IBM 2015

	quite close to "normal" E e examine the packed		
Then w	•		ing data between zoned and
Mnem	Instruction	Mnem	Instruction
MVN	Move Numerics	MVZ	Move Zones
PACK	Pack	UNPK	Unpack
PKA	Pack ASCII	UNPKA	Unpack ASCII
PKU	Pack Unicode	UNPKU	Unpack Unicode
– All th	nese instructions have SS	5-1 or SS-2 fo	rmat


Zo	oned Decimal Representation	3
•	Notation used for bytes of any type: left hex digit of a byte is the "zone" digit (Z); the right hex digit is the "numeric" digit (n)	
	Z n Z n Z n Z n Z n Z n	
•	Two special move instructions, very much like MVC:	
	 MVN: moves only the numeric digits; source and target zone digits untouched 	are
	 MVZ: moves only the zone digits; source and target numeric digits untouched 	are
•	Internal representation of zoned decimal digits is	
	Z d Z d Z d Z d S d Z=zone digit, d=decimal digit,	S=sign cod
•	Sign codes: (+) A, C, E, F; (-) B, D. (Preferred codes are C, D)	
Cha	ap. VIII, Sec. 27.1 System z Assembler Language	©IBM 2015


Zo	oned De	cima	I Constants		4
•	Defined	usin	g constant ty	pe Z	
	ZCon1 ZCon2 ZCon3 ZCon4		Z' –1'	Generates X'C5C6F7F4D7'	
•	Only a	lengtl	n modifier is	valid (no integer, scale, exponent)	
•	Decima	l poir	nts in nomina	l values are ignored	
	ZCon5 ZCon6	DC DC	Z '1234.5' Z '1.2345'		
			0	nteger and Scale attributes mal point is up to you!	
Cha	ap. VIII, Sec.	27.2	S	ystem z Assembler Language	©IBM 2015



PCon1 PCon2 PCon3 PCon4	DC DC DC	constant ty P'12345' P'-27,+62' PL4'999' PL2'12345'	Generates X'12345C' Generates X'047D062C' Generates X'0000999C'	(
				(Truncated on left)
Only a	Lengt	h modifier i	s allowed	
Decima	poin	ts in nomin	al values are ignore	d in generated constants
PCon5 PCon6	DC DC	P' 1234.5' P' 1.2345'		
- HLAS	M ass	igns Integer	and Scale attributes:	
PCon PCon		•	te = 4, Scale attribute te = 1, Scale attribute	

	ave Assembler La mnemonic D ₁ (N ₁ ,B ₁)	0 0 9				
 Machin 	e instruction form	iat:				
opcode L ₁		B ₂ D ₂				
• Each o	C C	0	Explicit Length]		
• Each o	C C	one of four forms:	- -]		
• Each o	perand can take o	one of four forms:	Explicit Length]		







ack ASCII: ack Unicode: npack ASCII: npack Unicod	UNP	PD PKA AS	Target,ASCII_ Target,Unicod CII_Target(N) icode_Target(le_Sour ,PDSou	rce(N) urce		
The pack	ed decir	nal c	perand is a	alway	vs16 bytes	ong (31 d	igits)
ASCII dec	imal dig	gits:	X′30-39′;L	Jnico	de decimal	digits: X'(030-0039'
Instructio	n forma	t for	all four ins	truct	ions:		
oncodo	•	R1	D1	B 2	n2		
opcode	L	B1	D1	B2	D2		

Printing Hexadecimal Values	11
 It often helps to display data in hex Use UNPK and TR in these steps (we'll assume 4-byte data): 1. Move source data to right half of a work area: 	
WorkArea DS CL8,X The extra byte is important!	
 Unpack one extra byte (at the right end): UNPK WorkArea(9),WorkArea+4(5) Extra byte is swapped 	
 3. Translate the "spread hex" to EBCDIC characters TR WorkArea,=C'0123456789ABCDEF'-C'0' 	
4. 8 bytes at WorkArea are ready for display or print	
Chap. VIII, Sec. 27.9 System z Assembler Language	© IBM 201

Section 28: Packed Decimal Arithmetic Overview	12
 Usually gives expected results Operand size limitations for some operations Notation corresponds to internal representations 	
Packed: 12 34 56 7D written 1234567-	
Zoned: F1 F2 F3 C4 written 1234+	
• Zoned values <i>must</i> be converted to packed for arithmetic	
Chap. VIII, Sec. 28 System z Assembler Language	©IBM 2015






Performs an i - Operands ex		h high-order zeros as needed	
0+ treated as		0	
CC settings:			
	CC	Meaning	
	0	Operand 1 = Operand 2	
	1	Operand 1 < Operand 2	
	2	Operand 1 > Operand 2	

Decimal Multiplication	16
 The product of N1-digit and N2-digit numbers is at most N1+N2 d long 	U
 The first operand must have at least as many high-order bytes of as the number of bytes in the second operand So operand 1 must be longer than operand 2 	t zeros
- Operand 2 must be \leq 8 bytes (15 digits) long	
 Signs are determined by the rules of algebra 	
The Condition Code is unchanged	
 Warning: packed decimal products depend on the order of the operands 	
Chap. VIII, Sec. 28.4 System z Assembler Language ©	BM 201

Decimal	Division	17
Before:	dividend s After: quotient s remainder s	
	divisor s divisor s	
 It al Quotie Diviso Divisio 	emainder has the same bye length as the divisor lways has the same sign as the dividend ent sign is determined by the rules of algebra or length must be (a) \leq 8 bytes, (b) < dividend length on by zero or quotient too large causes a Decimal Divid tion with Interruption Code X'000B'	le
- Firs	t operand is unchanged	
- Con	ndition Code is unchanged; Decimal Overflow cannot occur	
Chap. VIII, Se	c. 28.5 System z Assembler Language	©IBM 2015

nem	Instructi	ion			Mnem	Ins	ruction
Р	Add Dec	imal			SP	Sub	tract Decimal
P	Multiply	Decin	nal		DP	Div	de Decimal
Р	Compare Decimal			ZAP	Zer	o and Add Decimal	
RP	Shift and	d Roui	nd Dec	imal	MVO	Mov	e with Offset
onc	ode L1	L2	B1	D1	B2	D2	
opc		12	DI	10	DZ	02	
				operand			


TP tes	ts the v	alidity of it				
TP tests the validity of its operand. Assembler Language syntax: $TP = D_1(N,B_1)$ Its machine instruction format differs from the other instructions:						
орсо	de L	//// B1	D1	////// oj	pcode	
Valid A	Assemb	ler Langua		uction opera	and formats:	
F	Explicit Address			1(N,B1)	D ₁ (,B ₁)	
ľ	Implie	ed Address		S(N)	S	
Condit	ion Cod	de settings:				
Γ	сс	Meaning				
Γ	0	All digit code	s and the	sign code are	valid.	
	1	The sign cod	e is invali	d.		
Γ	2	At least one	digit is in	valid.		
	3	The sign cod	e and at I	east one digit a	are invalid.	




The lea	suit re	places t	he first operand	
Assemb	oler L	anguage	syntax:	
	AP	$\boldsymbol{D}_1(\boldsymbol{N}_1,\boldsymbol{B}_1$), $D_2(N_2,B_2)$ (Same for SP)	
Conditi	on Co	de setti	ngs:	
		сс	Indication	
		0	Result is zero.	
		1	Result is less than zero.	
		2	Result is greater than zero.	
		3	Decimal overflow.	
Overflo			if the first operand is too short	
	AP AP	P123,P9 P9,P234		
P123		P' +123'		
P234	DC DC	P'+234' P'+9'		


Con	Compare Decimal (CP) Instruction							
-	•	tions do	ed decimal operands o not cause overflow S:					
		CC	Indication					
		0	Operands are equal.					
		1	First operand is low.					
		2 First operand is high.						
• E	CP =P	+3',= P' +	-3' CC=2 -5' CC=1 -0' CC=0					
Chap.	VIII, Sec. 29.4		System z Assembler Language	©IBM 2015				


Multiply	Decimal (MP) Instructi	on		23
• Asser	nbler Language syntax: MP D ₁ (N ₁ ,B ₁),D ₂ (N ₂ ,B ₂)			
2 1 • Impor - The ope		> L ₂ : f high-orde	er zeros in the multiplicand (first econd operand); a specification	
	000 000 aaaa	aaaaaaaas	First operand (multiplicand) Second operand (multiplier)	
Chap. VIII, Se	c. 29.5 System z	Assembler La	nguage ©IBM	2015




SRP Instruction	25
 SRP multiplies and divides by a power of 10, with optional quotient rounding Assembler Language syntax: SRP D₁(N₁, B₁), D₂(B₂), I₃ 	
Machine instruction format:	
F0 L1 I3 B1 D1 B2 D2	
 Shift amount and direction determined by low-order 6 bits of second-operand Effective Address: B'100000' = -32 ≤ shift count ≤ +31 = B'011111' Examples: 	
SRP X,3,0 Multiply operand at X by 1000 SRP X,64-3,5 Divide operand at X by 1000, round last digit	
Possible overflow on left shifts	
Rounded results are slightly biased	
Chap. VIII, Sec. 29.7 System z Assembler Language © IBM	2015








Mnem	Instruction	Mnem	Instruction
CVB	Convert to Binary (32)	CVD	Convert to Decimal (32)
CVBY	Convert to Binary (32)	CVDY	Convert to Decimal (32)
CVBG	Convert to Binary (64)	CVDG	Convert to Decimal (64)
ED	Edit	EDMK	Edit and Mark
ED a	ry data is usually conve and EDMK are powerful ed to character	•	acked decimal le" instructions that convert





Editing Overview		32
Ũ	age syntax for ED and EDMK: I,B,),D2(B2) or Pattern(N),PackData	
Machine instructi		
opcode L B ₁	D_1 B_2 D_2	
• The basic operation of the basic operation	ion of the instructions: $ \rightarrow edit \rightarrow C C C C C C C C C C C a ED, EDMK EBCDIC characters replacing patter $	C n
	the pattern (first operand), the instruction map ed packed decimal data into EBCDIC character	
 The editing proc 	ess scans the pattern once, from left to right	
Chap. VIII, Sec. 30.3	System z Assembler Language	© IBM 2015

pro	iting actions depend on which pattern character (PC) is being ocessed, and What happened previously, as determined by CPU's <i>Significance Inc</i> (SI)	
• Th	ere are five types of pattern characters (PCs):	
1.	Fill Character (FC), may have any value; the first byte of the patter	n
2.	Digit Selector (DS), $X'20'$ (DS notated d)	
	 If a nonzero data digit has been processed previously, or the SI is 1, or th digit is nonzero, it is converted to EBCDIC and the SI is set to 1. Otherwis is replaced by the FC. 	
3.	Digit Selector and Significance Start (SS), X'21' (SS notated s)	
	 The SI is set to 1; if the current digit is nonzero, it is converted to EBCDIC Otherwise the SS is replaced by the FC. 	;.
4.	Field Separator (FS), $X'22'$ (FS notated f)	
	- The SI is reset to 0, and the FS is replaced by the FC.	
5.	Message character having any other value; unchanged or replaced - Things like decimal points, currency signs, $\pm/-$ signs, and text like CREDI	
• A	pattern like X'402020204B202120' is represented by C' \bullet ddd,ds	sd'

•	Each edit step produces one of three results, in this priority:									
			purce digit replaces a DS or SS in the pattern							
	If: the digit is nonzero, or the SI is ON									
	2. The FC replaces the pattern character									
	If: the SI is OFF, or the pattern character is FS3. The pattern character is unchanged If: the SI is ON, or the pattern character is the FC									
•	SI settings:									
	OFF: (1) at start, (2) after FS, (3) source byte has + code in digit									
	ON:	if no + code in rightmost digit, then (1) SS and valid digit, (2) DS and nonzero digit								
•	CC settings:									
		cc	Meaning]						
		0	All source digits 0, or no digit selectors in pattern							
		1	Nonzero source digits, and SI is ON (result < 0)							
2 Nonzero source digits, and SI is OFF (result > 0)										

1.	A small	num	ber					
		MVC PgNum,PgNPat ED PgNum(4),PgNo		Copy pattern to result area Convert to characters				
	PgNo PgNum PgNPat	DS	PL2'7' CL4 C' ',3X'20'	Page number 007+ Edited result = C'•••7' Pattern = C' ddd'				
	A zero value converts to all blanks!							
2.	32-bit binary integer; note SS before last DS							
			LineX,Pat	Get nonnegative binary number Convert to packed decimal Move pattern to print line Start edit with high-order digits				
	Num WorkArea Pat LineX		F'1234567890' D C' ',9X'20',X'2120 CL12	Number to be printed 8-byte work area for CVD ' Pattern = C'•dddddddd <u>s</u> d' Edited result here, C'••1234567890'				
			ts after 4 high-orde lys at least one dig	r zero digits; the SS ensures that a ze it	ero			

Inserting	com	mas in large inte	eger values (see Example 2 on slic	de 35)
	ED	LineX,WorkArea+2	Edit 11 decimal digits	
Num		F'1234567890'		
WorkArea Pat LineX	DC		$\textbf{X}'2120'$ $\textbf{C}' \bullet \textbf{ss}, \textbf{sss}, \textbf{sds}'$ $(\textbf{X}'6\textbf{B}'$ is a	comma)
Editing n	egat	ive values (like a	a credit on a charge-card bill)	
	MVC ED	LinB,Pat2 LinB,Balance		
Balance Pat2 PatX Line LinB	DC DC Equ DC DC DS	C' ',X'20206B20202 * C' Your account ba	Credit balance of \$123.45 21482020',C' CREDIT' Pattern = C'•dd,dd Used for defining length of Pat2 Nance is' Space for edited result	s.dd∙CRED]
		ce is -\$123.45 (the t•Balance•is••••12	bank owes you) the result is 23.45•CREDIT	
		ce is +\$321.09 (yo t•Balance•is•●●32	u owe the bank) the result is 21.09•••••••	


– Ifth	e SI is	itical to ED, exc OFF when the firs out in GR1	t significant digit is zoned into the pattern, it	s
 Example 	ole: a "	floating" curren	cy symbol	
	MVC Edmk BCTR MVI	LPat,PayPat LPat,PayAmt 1,0 0(1),C′\$′	Move pattern to Line Edit and Mark result Decrement GR1 (move left one byte) Put \$ sign before first digit	
PayAmi PayPai Line LPat	DC DC	• •		
		nificant digit is t nanged	forced by a SS, the SI will be ON and G	àR1


Editing N	lultipl	e Fields (*)		38
- A fie	ld sepa	arator (FS) (1) s	K can edit multiple fi ets the SI OFF, and (2)	
 Examp 		•	decimal values	
	ED	Pat2,PD2 -	Edit two packed dec	imal values
PD2 Pat2	DC DC	P' +024', P' − 135 X' 402021204022	′ Two values 202120 ′ C'∙dsdf•dsd ′	
– The	result i	is C'••24••135'		
			one nonzero digit forc placed in GR1	ces the SI ON, only the
- The	SI will	then be OFF if	that digit has a + code	in the right digit

Pattern Character (PC)	Get Source Digit?	SI	Source Digit	Result	Set SI	Sign code in right digit?
		1	Any	ZD	1	If +, set SI OFF;
X'20' (DS)	Yes	0	Nonzero	ZD	1	otherwise, leave it
		0	Zero	Fill Char	0	unchanged
		1	Any	ZD	1	If +, set SI OFF; otherwise, leave it unchanged
X'21' (SS)	Yes	0	Nonzero	ZD	1	
		0	Zero	Fill Char	1	
X'22' (FS)	No	-	_	Fill Char	0	No source byte is examined
	NL-	0	_	Fill Char	0	No source byte is
Other (MC)	No	1	_	MC	1	examined
Fill Character (FC)	No	N/A	_	Fill Char	0	N/A
These are	complex		owerful ins			©IBM

•	We use so and displa	ome simple macro instructions for input, output, convers ay	sion,
	CONVERTI	converts decimal characters in memory to 32- or 64-b binary integers in a general register	it
	CONVERTO	converts 32- or 64-bit binary integers in a general reg to decimal characters, or contents of a floating-point register to hexadecimal characters, in memory	ister
	DUMPOUT	displays the contents of storage in hexadecimal and character formats	
	PRINTLIN	sends a string of characters to a printer file	
	PRINTOUT	displays the contents of registers and of named areas memory, and/or terminates execution	of
	READCARD	reads an 80-byte record from an input file to a specific area of memory	əd
•	Each mac section	ro calls an entry point in an automatically generated co	ntrol
Арр	endix B	System z Assembler Language ©	IBM 2015


The macro	descriptions use these terms:
<name></name>	a symbol naming an area of memory addressable from the macro
<number></number>	a self-defining term (or a predefined absolute symbol) with value limits specified by the macro
<d(b)></d(b)>	specifies an addressable base-displacement operand
<address></address>	specifies a <name> or <d(b)></d(b)></name>
<nfs></nfs>	an optional name-field symbol on a macro
[item]	[] indicates an optional item
•••	indicates that the preceding item may be repeated
Referring t	o registers:
- Numbers	0-15 refer to 32-bit general registers 0-15
- Numbers	16-31 refer to 64-bit general registers 0-15
- Numbers	32-47 refer to Floating-Point registers 0-15






The DUMPOUT Macro Instruction 5
 DUMPOUT prints a formatted display of memory (a "dump") <nfs> DUMPOUT <address>[,<address>]</address></address></nfs>
 If only one operand is present, only one line is dumped If both operands are present, the dump is from the lower address to the higher
Each line starts on a word boundary and displays 32 bytes
- The first line contains the byte at the lower address
- The last line contains the byte at the higher address
• Example:
Dumpout A,B Dump,including bytes from A to B
 produces something like this:
*** DUMPOUT REQUESTED AT ADDRESS 01A102, STATEMENT 797, CC=0 01A000 1B1190EF F00C58F0 F01405EF 00F12802 0001A000 0001A204 F001A002 00000006 *0.001S.0 01A020 98EFE000 070090EF F03058F0 F03805EF 00F12802 0001A000 8001A22C 0001A026 *Q0.0001
Sec. B.1.3 System z Assembler Language © IBM 201

Tł	e PRINTLIN Macro Instruction 6
•	PRINTLIN sends up to 121 characters to a print file <nfs> PRINTLIN <address>[,<number>]</number></address></nfs>
	 The character string starts at <address></address> <number> is the number of characters (at most 121)</number> If <number> is omitted, it is assumed to be 121</number>
•	The first character is used for vertical spacing ("carriage control") and is not printed:
	 EBCDIC ' ' (blank) means single space EBCDIC '0' (zero) means double space EBCDIC '-' (minus) means triple space EBCDIC '1' (one) means start at the top of a new page EBCDIC '+' (plus) means no spacing
•	Example:
	PrTtl PRINTLIN Title
	Title DC CL121'lTitle for Top Line of a Page'
Sec	B.1.4 System z Assembler Language © IBM 2015



he READ		Acro Instruction	
READCAR	D reads {	30-byte records into your program	
<nfs></nfs>	READCARD	<address>[,<address>]</address></address>	
- The f	irst operar	nd specifies the location in your program for the record	
– If no	records re	main ("end of file", EOF)	
		operand is present, control is returned to that location	
2. If	the second	operand is omitted, the program is terminated with a message	
	*** Execut	tion terminated by Reader EOF	
F			
Example	9:		
GetARec	READCARD	MyRecord, EndFile	
EndFile		Do something about no more records	



•	All the macros must execute in 24-bit addressing mode, AMODE(24), and reside below the 16MB "line", RMODE(24)
•	The instructions generated by the macros are self-modifying, as is the generated "service" control section; programs using these macros are not reenterable
•	Most operands of the form <address>, <name>, and <number> are resolved in S-type address constants, so addressability is required when a macro is invoked</number></name></address>
•	Be careful not to reference areas outside your program
•	At most 8 characters of <name> and <d(b)> operands are displayed by PRINTOUT</d(b)></name>